1 ;******************** (C) COPYRIGHT 2011 STMicroelectronics ********************
\r
2 ;* File Name : startup_stm32f10x_hd.s
\r
3 ;* Author : MCD Application Team
\r
5 ;* Date : 11-March-2011
\r
6 ;* Description : STM32F10x High Density Devices vector table for EWARM
\r
8 ;* This module performs:
\r
9 ;* - Set the initial SP
\r
10 ;* - Configure the clock system and the external SRAM
\r
11 ;* mounted on STM3210E-EVAL board to be used as data
\r
12 ;* memory (optional, to be enabled by user)
\r
13 ;* - Set the initial PC == __iar_program_start,
\r
14 ;* - Set the vector table entries with the exceptions ISR address,
\r
15 ;* After Reset the Cortex-M3 processor is in Thread mode,
\r
16 ;* priority is Privileged, and the Stack is set to Main.
\r
17 ;********************************************************************************
\r
18 ;* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
\r
19 ;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
\r
20 ;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
\r
21 ;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
\r
22 ;* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
\r
23 ;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
\r
24 ;*******************************************************************************
\r
27 ; The modules in this file are included in the libraries, and may be replaced
\r
28 ; by any user-defined modules that define the PUBLIC symbol _program_start or
\r
29 ; a user defined start symbol.
\r
30 ; To override the cstartup defined in the library, simply add your modified
\r
31 ; version to the workbench project.
\r
33 ; The vector table is normally located at address 0.
\r
34 ; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
\r
35 ; The name "__vector_table" has special meaning for C-SPY:
\r
36 ; it is where the SP start value is found, and the NVIC vector
\r
37 ; table register (VTOR) is initialized to this address if != 0.
\r
44 ;; Forward declaration of sections.
\r
45 SECTION CSTACK:DATA:NOROOT(3)
\r
47 SECTION .intvec:CODE:NOROOT(2)
\r
49 EXTERN __iar_program_start
\r
51 PUBLIC __vector_table
\r
57 DCD Reset_Handler ; Reset Handler
\r
58 DCD NMI_Handler ; NMI Handler
\r
59 DCD HardFault_Handler ; Hard Fault Handler
\r
60 DCD MemManage_Handler ; MPU Fault Handler
\r
61 DCD BusFault_Handler ; Bus Fault Handler
\r
62 DCD UsageFault_Handler ; Usage Fault Handler
\r
67 DCD SVC_Handler ; SVCall Handler
\r
68 DCD DebugMon_Handler ; Debug Monitor Handler
\r
70 DCD PendSV_Handler ; PendSV Handler
\r
71 DCD SysTick_Handler ; SysTick Handler
\r
73 ; External Interrupts
\r
74 DCD WWDG_IRQHandler ; Window Watchdog
\r
75 DCD PVD_IRQHandler ; PVD through EXTI Line detect
\r
76 DCD TAMPER_IRQHandler ; Tamper
\r
77 DCD RTC_IRQHandler ; RTC
\r
78 DCD FLASH_IRQHandler ; Flash
\r
79 DCD RCC_IRQHandler ; RCC
\r
80 DCD EXTI0_IRQHandler ; EXTI Line 0
\r
81 DCD EXTI1_IRQHandler ; EXTI Line 1
\r
82 DCD EXTI2_IRQHandler ; EXTI Line 2
\r
83 DCD EXTI3_IRQHandler ; EXTI Line 3
\r
84 DCD EXTI4_IRQHandler ; EXTI Line 4
\r
85 DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1
\r
86 DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2
\r
87 DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3
\r
88 DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4
\r
89 DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5
\r
90 DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6
\r
91 DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7
\r
92 DCD ADC1_2_IRQHandler ; ADC1 & ADC2
\r
93 DCD USB_HP_CAN1_TX_IRQHandler ; USB High Priority or CAN1 TX
\r
94 DCD USB_LP_CAN1_RX0_IRQHandler ; USB Low Priority or CAN1 RX0
\r
95 DCD CAN1_RX1_IRQHandler ; CAN1 RX1
\r
96 DCD CAN1_SCE_IRQHandler ; CAN1 SCE
\r
97 DCD EXTI9_5_IRQHandler ; EXTI Line 9..5
\r
98 DCD TIM1_BRK_IRQHandler ; TIM1 Break
\r
99 DCD TIM1_UP_IRQHandler ; TIM1 Update
\r
100 DCD TIM1_TRG_COM_IRQHandler ; TIM1 Trigger and Commutation
\r
101 DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
\r
102 DCD TIM2_IRQHandler ; TIM2
\r
103 DCD TIM3_IRQHandler ; TIM3
\r
104 DCD TIM4_IRQHandler ; TIM4
\r
105 DCD I2C1_EV_IRQHandler ; I2C1 Event
\r
106 DCD I2C1_ER_IRQHandler ; I2C1 Error
\r
107 DCD I2C2_EV_IRQHandler ; I2C2 Event
\r
108 DCD I2C2_ER_IRQHandler ; I2C2 Error
\r
109 DCD SPI1_IRQHandler ; SPI1
\r
110 DCD SPI2_IRQHandler ; SPI2
\r
111 DCD USART1_IRQHandler ; USART1
\r
112 DCD USART2_IRQHandler ; USART2
\r
113 DCD USART3_IRQHandler ; USART3
\r
114 DCD EXTI15_10_IRQHandler ; EXTI Line 15..10
\r
115 DCD RTCAlarm_IRQHandler ; RTC Alarm through EXTI Line
\r
116 DCD USBWakeUp_IRQHandler ; USB Wakeup from suspend
\r
117 DCD TIM8_BRK_IRQHandler ; TIM8 Break
\r
118 DCD TIM8_UP_IRQHandler ; TIM8 Update
\r
119 DCD TIM8_TRG_COM_IRQHandler ; TIM8 Trigger and Commutation
\r
120 DCD TIM8_CC_IRQHandler ; TIM8 Capture Compare
\r
121 DCD ADC3_IRQHandler ; ADC3
\r
122 DCD FSMC_IRQHandler ; FSMC
\r
123 DCD SDIO_IRQHandler ; SDIO
\r
124 DCD TIM5_IRQHandler ; TIM5
\r
125 DCD SPI3_IRQHandler ; SPI3
\r
126 DCD UART4_IRQHandler ; UART4
\r
127 DCD UART5_IRQHandler ; UART5
\r
128 DCD TIM6_IRQHandler ; TIM6
\r
129 DCD TIM7_IRQHandler ; TIM7
\r
130 DCD DMA2_Channel1_IRQHandler ; DMA2 Channel1
\r
131 DCD DMA2_Channel2_IRQHandler ; DMA2 Channel2
\r
132 DCD DMA2_Channel3_IRQHandler ; DMA2 Channel3
\r
133 DCD DMA2_Channel4_5_IRQHandler ; DMA2 Channel4 & Channel5
\r
134 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
\r
136 ;; Default interrupt handlers.
\r
140 PUBWEAK Reset_Handler
\r
141 SECTION .text:CODE:REORDER(2)
\r
143 LDR R0, =SystemInit
\r
145 LDR R0, =__iar_program_start
\r
148 PUBWEAK NMI_Handler
\r
149 SECTION .text:CODE:REORDER(1)
\r
153 PUBWEAK HardFault_Handler
\r
154 SECTION .text:CODE:REORDER(1)
\r
156 B HardFault_Handler
\r
158 PUBWEAK MemManage_Handler
\r
159 SECTION .text:CODE:REORDER(1)
\r
161 B MemManage_Handler
\r
163 PUBWEAK BusFault_Handler
\r
164 SECTION .text:CODE:REORDER(1)
\r
168 PUBWEAK UsageFault_Handler
\r
169 SECTION .text:CODE:REORDER(1)
\r
171 B UsageFault_Handler
\r
173 PUBWEAK SVC_Handler
\r
174 SECTION .text:CODE:REORDER(1)
\r
178 PUBWEAK DebugMon_Handler
\r
179 SECTION .text:CODE:REORDER(1)
\r
183 PUBWEAK PendSV_Handler
\r
184 SECTION .text:CODE:REORDER(1)
\r
188 PUBWEAK SysTick_Handler
\r
189 SECTION .text:CODE:REORDER(1)
\r
193 PUBWEAK WWDG_IRQHandler
\r
194 SECTION .text:CODE:REORDER(1)
\r
198 PUBWEAK PVD_IRQHandler
\r
199 SECTION .text:CODE:REORDER(1)
\r
203 PUBWEAK TAMPER_IRQHandler
\r
204 SECTION .text:CODE:REORDER(1)
\r
206 B TAMPER_IRQHandler
\r
208 PUBWEAK RTC_IRQHandler
\r
209 SECTION .text:CODE:REORDER(1)
\r
213 PUBWEAK FLASH_IRQHandler
\r
214 SECTION .text:CODE:REORDER(1)
\r
218 PUBWEAK RCC_IRQHandler
\r
219 SECTION .text:CODE:REORDER(1)
\r
223 PUBWEAK EXTI0_IRQHandler
\r
224 SECTION .text:CODE:REORDER(1)
\r
228 PUBWEAK EXTI1_IRQHandler
\r
229 SECTION .text:CODE:REORDER(1)
\r
233 PUBWEAK EXTI2_IRQHandler
\r
234 SECTION .text:CODE:REORDER(1)
\r
238 PUBWEAK EXTI3_IRQHandler
\r
239 SECTION .text:CODE:REORDER(1)
\r
243 PUBWEAK EXTI4_IRQHandler
\r
244 SECTION .text:CODE:REORDER(1)
\r
248 PUBWEAK DMA1_Channel1_IRQHandler
\r
249 SECTION .text:CODE:REORDER(1)
\r
250 DMA1_Channel1_IRQHandler
\r
251 B DMA1_Channel1_IRQHandler
\r
253 PUBWEAK DMA1_Channel2_IRQHandler
\r
254 SECTION .text:CODE:REORDER(1)
\r
255 DMA1_Channel2_IRQHandler
\r
256 B DMA1_Channel2_IRQHandler
\r
258 PUBWEAK DMA1_Channel3_IRQHandler
\r
259 SECTION .text:CODE:REORDER(1)
\r
260 DMA1_Channel3_IRQHandler
\r
261 B DMA1_Channel3_IRQHandler
\r
263 PUBWEAK DMA1_Channel4_IRQHandler
\r
264 SECTION .text:CODE:REORDER(1)
\r
265 DMA1_Channel4_IRQHandler
\r
266 B DMA1_Channel4_IRQHandler
\r
268 PUBWEAK DMA1_Channel5_IRQHandler
\r
269 SECTION .text:CODE:REORDER(1)
\r
270 DMA1_Channel5_IRQHandler
\r
271 B DMA1_Channel5_IRQHandler
\r
273 PUBWEAK DMA1_Channel6_IRQHandler
\r
274 SECTION .text:CODE:REORDER(1)
\r
275 DMA1_Channel6_IRQHandler
\r
276 B DMA1_Channel6_IRQHandler
\r
278 PUBWEAK DMA1_Channel7_IRQHandler
\r
279 SECTION .text:CODE:REORDER(1)
\r
280 DMA1_Channel7_IRQHandler
\r
281 B DMA1_Channel7_IRQHandler
\r
283 PUBWEAK ADC1_2_IRQHandler
\r
284 SECTION .text:CODE:REORDER(1)
\r
286 B ADC1_2_IRQHandler
\r
288 PUBWEAK USB_HP_CAN1_TX_IRQHandler
\r
289 SECTION .text:CODE:REORDER(1)
\r
290 USB_HP_CAN1_TX_IRQHandler
\r
291 B USB_HP_CAN1_TX_IRQHandler
\r
293 PUBWEAK USB_LP_CAN1_RX0_IRQHandler
\r
294 SECTION .text:CODE:REORDER(1)
\r
295 USB_LP_CAN1_RX0_IRQHandler
\r
296 B USB_LP_CAN1_RX0_IRQHandler
\r
298 PUBWEAK CAN1_RX1_IRQHandler
\r
299 SECTION .text:CODE:REORDER(1)
\r
300 CAN1_RX1_IRQHandler
\r
301 B CAN1_RX1_IRQHandler
\r
303 PUBWEAK CAN1_SCE_IRQHandler
\r
304 SECTION .text:CODE:REORDER(1)
\r
305 CAN1_SCE_IRQHandler
\r
306 B CAN1_SCE_IRQHandler
\r
308 PUBWEAK EXTI9_5_IRQHandler
\r
309 SECTION .text:CODE:REORDER(1)
\r
311 B EXTI9_5_IRQHandler
\r
313 PUBWEAK TIM1_BRK_IRQHandler
\r
314 SECTION .text:CODE:REORDER(1)
\r
315 TIM1_BRK_IRQHandler
\r
316 B TIM1_BRK_IRQHandler
\r
318 PUBWEAK TIM1_UP_IRQHandler
\r
319 SECTION .text:CODE:REORDER(1)
\r
321 B TIM1_UP_IRQHandler
\r
323 PUBWEAK TIM1_TRG_COM_IRQHandler
\r
324 SECTION .text:CODE:REORDER(1)
\r
325 TIM1_TRG_COM_IRQHandler
\r
326 B TIM1_TRG_COM_IRQHandler
\r
328 PUBWEAK TIM1_CC_IRQHandler
\r
329 SECTION .text:CODE:REORDER(1)
\r
331 B TIM1_CC_IRQHandler
\r
333 PUBWEAK TIM2_IRQHandler
\r
334 SECTION .text:CODE:REORDER(1)
\r
338 PUBWEAK TIM3_IRQHandler
\r
339 SECTION .text:CODE:REORDER(1)
\r
343 PUBWEAK TIM4_IRQHandler
\r
344 SECTION .text:CODE:REORDER(1)
\r
348 PUBWEAK I2C1_EV_IRQHandler
\r
349 SECTION .text:CODE:REORDER(1)
\r
351 B I2C1_EV_IRQHandler
\r
353 PUBWEAK I2C1_ER_IRQHandler
\r
354 SECTION .text:CODE:REORDER(1)
\r
356 B I2C1_ER_IRQHandler
\r
358 PUBWEAK I2C2_EV_IRQHandler
\r
359 SECTION .text:CODE:REORDER(1)
\r
361 B I2C2_EV_IRQHandler
\r
363 PUBWEAK I2C2_ER_IRQHandler
\r
364 SECTION .text:CODE:REORDER(1)
\r
366 B I2C2_ER_IRQHandler
\r
368 PUBWEAK SPI1_IRQHandler
\r
369 SECTION .text:CODE:REORDER(1)
\r
373 PUBWEAK SPI2_IRQHandler
\r
374 SECTION .text:CODE:REORDER(1)
\r
378 PUBWEAK USART1_IRQHandler
\r
379 SECTION .text:CODE:REORDER(1)
\r
381 B USART1_IRQHandler
\r
383 PUBWEAK USART2_IRQHandler
\r
384 SECTION .text:CODE:REORDER(1)
\r
386 B USART2_IRQHandler
\r
388 PUBWEAK USART3_IRQHandler
\r
389 SECTION .text:CODE:REORDER(1)
\r
391 B USART3_IRQHandler
\r
393 PUBWEAK EXTI15_10_IRQHandler
\r
394 SECTION .text:CODE:REORDER(1)
\r
395 EXTI15_10_IRQHandler
\r
396 B EXTI15_10_IRQHandler
\r
398 PUBWEAK RTCAlarm_IRQHandler
\r
399 SECTION .text:CODE:REORDER(1)
\r
400 RTCAlarm_IRQHandler
\r
401 B RTCAlarm_IRQHandler
\r
403 PUBWEAK USBWakeUp_IRQHandler
\r
404 SECTION .text:CODE:REORDER(1)
\r
405 USBWakeUp_IRQHandler
\r
406 B USBWakeUp_IRQHandler
\r
408 PUBWEAK TIM8_BRK_IRQHandler
\r
409 SECTION .text:CODE:REORDER(1)
\r
410 TIM8_BRK_IRQHandler
\r
411 B TIM8_BRK_IRQHandler
\r
413 PUBWEAK TIM8_UP_IRQHandler
\r
414 SECTION .text:CODE:REORDER(1)
\r
416 B TIM8_UP_IRQHandler
\r
418 PUBWEAK TIM8_TRG_COM_IRQHandler
\r
419 SECTION .text:CODE:REORDER(1)
\r
420 TIM8_TRG_COM_IRQHandler
\r
421 B TIM8_TRG_COM_IRQHandler
\r
423 PUBWEAK TIM8_CC_IRQHandler
\r
424 SECTION .text:CODE:REORDER(1)
\r
426 B TIM8_CC_IRQHandler
\r
428 PUBWEAK ADC3_IRQHandler
\r
429 SECTION .text:CODE:REORDER(1)
\r
433 PUBWEAK FSMC_IRQHandler
\r
434 SECTION .text:CODE:REORDER(1)
\r
438 PUBWEAK SDIO_IRQHandler
\r
439 SECTION .text:CODE:REORDER(1)
\r
443 PUBWEAK TIM5_IRQHandler
\r
444 SECTION .text:CODE:REORDER(1)
\r
448 PUBWEAK SPI3_IRQHandler
\r
449 SECTION .text:CODE:REORDER(1)
\r
453 PUBWEAK UART4_IRQHandler
\r
454 SECTION .text:CODE:REORDER(1)
\r
458 PUBWEAK UART5_IRQHandler
\r
459 SECTION .text:CODE:REORDER(1)
\r
463 PUBWEAK TIM6_IRQHandler
\r
464 SECTION .text:CODE:REORDER(1)
\r
468 PUBWEAK TIM7_IRQHandler
\r
469 SECTION .text:CODE:REORDER(1)
\r
473 PUBWEAK DMA2_Channel1_IRQHandler
\r
474 SECTION .text:CODE:REORDER(1)
\r
475 DMA2_Channel1_IRQHandler
\r
476 B DMA2_Channel1_IRQHandler
\r
478 PUBWEAK DMA2_Channel2_IRQHandler
\r
479 SECTION .text:CODE:REORDER(1)
\r
480 DMA2_Channel2_IRQHandler
\r
481 B DMA2_Channel2_IRQHandler
\r
483 PUBWEAK DMA2_Channel3_IRQHandler
\r
484 SECTION .text:CODE:REORDER(1)
\r
485 DMA2_Channel3_IRQHandler
\r
486 B DMA2_Channel3_IRQHandler
\r
488 PUBWEAK DMA2_Channel4_5_IRQHandler
\r
489 SECTION .text:CODE:REORDER(1)
\r
490 DMA2_Channel4_5_IRQHandler
\r
491 B DMA2_Channel4_5_IRQHandler
\r
496 /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/
\r