]> jspc29.x-matter.uni-frankfurt.de Git - trb3.git/commit
jspc29 / trb3.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9aba460) | patch
ip cores for link simulation.
authorTobias Weber <toweber86@gmail.com>
Tue, 17 Jul 2018 08:14:47 +0000 (10:14 +0200)
committerTobias Weber <toweber86@gmail.com>
Tue, 17 Jul 2018 08:14:47 +0000 (10:14 +0200)
commit3dbd1820d880487287afc1b8a6699f0c264c28df
tree09120ce2c106c47862a917e6e7f4a08826be0484tree | snapshot
parent9aba460a55d210c9ca354b83df429c8b6c3ff86bcommit | diff
ip cores for link simulation.
mupix/Mupix8/cores/fifo_sim.ipx [new file with mode: 0644] blob
mupix/Mupix8/cores/fifo_sim.lpc [new file with mode: 0644] blob
mupix/Mupix8/cores/fifo_sim.vhd [new file with mode: 0644] blob
mupix/Mupix8/cores/mupix_serdes_sim.ipx [new file with mode: 0644] blob
mupix/Mupix8/cores/mupix_serdes_sim.lpc [new file with mode: 0644] blob
mupix/Mupix8/cores/mupix_serdes_sim.txt [new file with mode: 0644] blob
mupix/Mupix8/cores/mupix_serdes_sim.vhd [new file with mode: 0644] blob
TRB3 VHDL