]> jspc29.x-matter.uni-frankfurt.de Git - cri.git/commit
jspc29 / cri.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(initial) | patch
Squashed 'hub_test/src/tx_phase_aligner/' content from commit e92a060
authorThomas Gessler <Thomas.Gessler@exp2.physik.uni-giessen.de>
Thu, 25 Feb 2021 09:48:21 +0000 (10:48 +0100)
committerThomas Gessler <Thomas.Gessler@exp2.physik.uni-giessen.de>
Thu, 25 Feb 2021 09:48:21 +0000 (10:48 +0100)
commit8dd99c8843ba968c8b98a1de0dd3377a94603a9e
treeccb3ec44808e1dd6c50333896821dea31bd59acctree | snapshot
Squashed 'hub_test/src/tx_phase_aligner/' content from commit e92a060

git-subtree-dir: hub_test/src/tx_phase_aligner
git-subtree-split: e92a060f338e99de064f09df812c65363268221b
26 files changed:
.gitkeep [new file with mode: 0644] blob
README.md [new file with mode: 0644] blob
license.txt [new file with mode: 0644] blob
run_script_tcl.bat [new file with mode: 0644] blob
scripts/sim/tx_phase_aligner_simu.tcl [new file with mode: 0644] blob
scripts/sim/tx_phase_aligner_simu.wcfg [new file with mode: 0644] blob
source/constrs/imports/example_design/gtwizard_ultrascale_0_example_top.xdc [new file with mode: 0644] blob
source/sim/imports/example_design/gtwizard_ultrascale_0_example_top_sim.v [new file with mode: 0644] blob
source/synth/imports/design_tx_aligner/fifo_fill_level_acc.vhd [new file with mode: 0644] blob
source/synth/imports/design_tx_aligner/tx_phase_aligner.vhd [new file with mode: 0644] blob
source/synth/imports/design_tx_aligner/tx_phase_aligner_fsm.vhd [new file with mode: 0644] blob
source/synth/imports/design_tx_aligner/tx_pi_ctrl.vhd [new file with mode: 0644] blob
source/synth/imports/example_design/gtwizard_ultrascale_0_example_bit_synchronizer.v [new file with mode: 0644] blob
source/synth/imports/example_design/gtwizard_ultrascale_0_example_checking_raw.v [new file with mode: 0644] blob
source/synth/imports/example_design/gtwizard_ultrascale_0_example_init.v [new file with mode: 0644] blob
source/synth/imports/example_design/gtwizard_ultrascale_0_example_reset_synchronizer.v [new file with mode: 0644] blob
source/synth/imports/example_design/gtwizard_ultrascale_0_example_stimulus_raw.v [new file with mode: 0644] blob
source/synth/imports/example_design/gtwizard_ultrascale_0_example_top.v [new file with mode: 0644] blob
source/synth/imports/example_design/gtwizard_ultrascale_0_example_wrapper.v [new file with mode: 0644] blob
source/synth/imports/example_design/gtwizard_ultrascale_0_example_wrapper_functions.vh [new file with mode: 0644] blob
source/synth/imports/example_design/gtwizard_ultrascale_0_prbs_any.v [new file with mode: 0644] blob
source/synth/imports/example_design/rx_word_aligner.vhd [new file with mode: 0644] blob
source/synth/ip/gtwizard_ultrascale_0.xcix [new file with mode: 0644] blob
source/synth/ip/gtwizard_ultrascale_0_vio_0.xcix [new file with mode: 0644] blob
tx_aligner_proj.tcl [new file with mode: 0644] blob
tx_phase_aligner_reference_note.pdf [new file with mode: 0644] blob
VHDL modules for TrbNet on CBM Xilinx hardware