]> jspc29.x-matter.uni-frankfurt.de Git - trbnet.git/commit
jspc29 / trbnet.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6e7dc79) | patch
*** empty log message ***
authorhadeshyp <hadeshyp>
Wed, 21 Sep 2011 11:34:35 +0000 (11:34 +0000)
committerhadeshyp <hadeshyp>
Wed, 21 Sep 2011 11:34:35 +0000 (11:34 +0000)
commitc8fa26c3154cb427339f9834d72b8b9d74412fc1
treeab9845d8b1873e8d409a72ed96f41eb04c363ca9tree | snapshot
parent6e7dc79736d60de3cd70f8c151d7032e89898183commit | diff
*** empty log message ***
44 files changed:
lattice/ecp3/.cvsignore [new file with mode: 0644] blob
lattice/ecp3/fifo_dualclock_width_16_reg.ipx [new file with mode: 0644] blob
lattice/ecp3/fifo_dualclock_width_16_reg.lpc [new file with mode: 0644] blob
lattice/ecp3/fifo_dualclock_width_16_reg.vhd [new file with mode: 0644] blob
lattice/ecp3/fifo_dualclock_width_16_reg_tmpl.vhd [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp2m_fifo.vhd [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_16b_16b_dualport.ipx [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_16b_16b_dualport.lpc [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_16b_16b_dualport.vhd [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_16b_16b_dualport_tmpl.vhd [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.ipx [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.lpc [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_16bit_dualport.vhd [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_16bit_dualport_tmpl.vhd [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.ipx [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.lpc [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_16x16_dualport_tmpl.vhd [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.ipx [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.lpc [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_18x16_dualport_tmpl.vhd [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_18x1k.ipx [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_18x1k.lpc [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_18x1k.vhd [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_18x1k_tmpl.vhd [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_8b_16b_dualport.ipx [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_8b_16b_dualport.lpc [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_8b_16b_dualport.vhd [new file with mode: 0644] blob
lattice/ecp3/lattice_ecp3_fifo_8b_16b_dualport_tmpl.vhd [new file with mode: 0644] blob
lattice/ecp3/spi_dpram_32_to_8.ipx [new file with mode: 0644] blob
lattice/ecp3/spi_dpram_32_to_8.lpc [new file with mode: 0644] blob
lattice/ecp3/spi_dpram_32_to_8.vhd [new file with mode: 0644] blob
lattice/ecp3/spi_dpram_32_to_8_tmpl.vhd [new file with mode: 0644] blob
lattice/ecp3/tb_fifo_dualclock_width_16_reg_tmpl.vhd [new file with mode: 0644] blob
lattice/ecp3/tb_lattice_ecp3_fifo_16b_16b_dualport_tmpl.vhd [new file with mode: 0644] blob
lattice/ecp3/tb_lattice_ecp3_fifo_16bit_dualport_tmpl.vhd [new file with mode: 0644] blob
lattice/ecp3/tb_lattice_ecp3_fifo_16x16_dualport_tmpl.vhd [new file with mode: 0644] blob
lattice/ecp3/tb_lattice_ecp3_fifo_18x16_dualport_tmpl.vhd [new file with mode: 0644] blob
lattice/ecp3/tb_lattice_ecp3_fifo_18x1k_tmpl.vhd [new file with mode: 0644] blob
lattice/ecp3/tb_lattice_ecp3_fifo_8b_16b_dualport_tmpl.vhd [new file with mode: 0644] blob
lattice/ecp3/tb_spi_dpram_32_to_8_tmpl.vhd [new file with mode: 0644] blob
lattice/ecp3/trb_net16_fifo_arch.vhd [new file with mode: 0644] blob
lattice/ecp3/trb_net_fifo_16bit_bram_dualport.vhd [new file with mode: 0644] blob
TrbNet VHDL code