]> jspc29.x-matter.uni-frankfurt.de Git - trb3.git/commit
jspc29 / trb3.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 74ef859) | patch
Finally Desgin with 2 mupix boards at one periph fpga seems to work nicely after...
authorTobias Weber <webert@kph.uni-mainz.de>
Sun, 23 Nov 2014 12:53:22 +0000 (13:53 +0100)
committerTobias Weber <webert@kph.uni-mainz.de>
Sun, 23 Nov 2014 12:53:22 +0000 (13:53 +0100)
commitedbf20ee400c00eb14872cf55cf51b21db86d91e
tree0094e00649b3337775eadd8db0d7cd2894c02188tree | snapshot
parent74ef859bb5c0c5e7ac7203b41b8a5717fe8bea17commit | diff
Finally Desgin with 2 mupix boards at one periph fpga seems to work nicely after replacing old fifo with version from lattice. Only cosmetic changes should be necessary from here.
mupix/cores/fifo_32x2k.ipx [new file with mode: 0644] blob
mupix/cores/fifo_32x2k.lpc [new file with mode: 0644] blob
mupix/cores/fifo_32x2k.vhd [new file with mode: 0644] blob
mupix/sources/EventBuffer.vhd diff | blob | history
mupix/trb3_periph.prj diff | blob | history
TRB3 VHDL