Version Release Date Release Notes
-------------------------------------------------------------------------------------
+tdc_v2.0.1 05.12.2014 Calibration-physik trigger switching problem
+ is fixed.
+
tdc_v2.0 01.12.2014 Double edge detection in a single channel is
implemented.
--- /dev/null
+library IEEE;
+use IEEE.std_logic_1164.all;
+-- synopsys translate_off
+library ecp3;
+use ecp3.components.all;
+-- synopsys translate_on
+
+
+entity Adder_304 is
+ port (CLK : in std_logic;
+ RESET : in std_logic;
+ DataA : in std_logic_vector(303 downto 0);
+ DataB : in std_logic_vector(303 downto 0);
+ ClkEn : in std_logic;
+ Result : out std_logic_vector(303 downto 0)
+ );
+end Adder_304;
+
+architecture Structure of Adder_304 is
+
+-- internal signal declarations
+ signal r0_sum : std_logic_vector(303 downto 0);
+ signal tsum : std_logic_vector(303 downto 0);
+ signal co : std_logic_vector(151 downto 0);
+ signal scuba_vlo : std_logic;
+
+-- local component declarations
+ component FADD2B
+ port (A0 : in std_logic;
+ A1 : in std_logic;
+ B0 : in std_logic;
+ B1 : in std_logic;
+ CI : in std_logic;
+ COUT : out std_logic;
+ S0 : out std_logic;
+ S1 : out std_logic);
+ end component;
+ component FD1P3DX
+ port (D : in std_logic;
+ SP : in std_logic;
+ CK : in std_logic;
+ CD : in std_logic;
+ Q : out std_logic);
+ end component;
+ component VLO
+ port (Z : out std_logic);
+ end component;
+
+ attribute GSR : string;
+ attribute GSR of FF_303 : label is "ENABLED";
+ attribute GSR of FF_302 : label is "ENABLED";
+ attribute GSR of FF_301 : label is "ENABLED";
+ attribute GSR of FF_300 : label is "ENABLED";
+ attribute GSR of FF_299 : label is "ENABLED";
+ attribute GSR of FF_298 : label is "ENABLED";
+ attribute GSR of FF_297 : label is "ENABLED";
+ attribute GSR of FF_296 : label is "ENABLED";
+ attribute GSR of FF_295 : label is "ENABLED";
+ attribute GSR of FF_294 : label is "ENABLED";
+ attribute GSR of FF_293 : label is "ENABLED";
+ attribute GSR of FF_292 : label is "ENABLED";
+ attribute GSR of FF_291 : label is "ENABLED";
+ attribute GSR of FF_290 : label is "ENABLED";
+ attribute GSR of FF_289 : label is "ENABLED";
+ attribute GSR of FF_288 : label is "ENABLED";
+ attribute GSR of FF_287 : label is "ENABLED";
+ attribute GSR of FF_286 : label is "ENABLED";
+ attribute GSR of FF_285 : label is "ENABLED";
+ attribute GSR of FF_284 : label is "ENABLED";
+ attribute GSR of FF_283 : label is "ENABLED";
+ attribute GSR of FF_282 : label is "ENABLED";
+ attribute GSR of FF_281 : label is "ENABLED";
+ attribute GSR of FF_280 : label is "ENABLED";
+ attribute GSR of FF_279 : label is "ENABLED";
+ attribute GSR of FF_278 : label is "ENABLED";
+ attribute GSR of FF_277 : label is "ENABLED";
+ attribute GSR of FF_276 : label is "ENABLED";
+ attribute GSR of FF_275 : label is "ENABLED";
+ attribute GSR of FF_274 : label is "ENABLED";
+ attribute GSR of FF_273 : label is "ENABLED";
+ attribute GSR of FF_272 : label is "ENABLED";
+ attribute GSR of FF_271 : label is "ENABLED";
+ attribute GSR of FF_270 : label is "ENABLED";
+ attribute GSR of FF_269 : label is "ENABLED";
+ attribute GSR of FF_268 : label is "ENABLED";
+ attribute GSR of FF_267 : label is "ENABLED";
+ attribute GSR of FF_266 : label is "ENABLED";
+ attribute GSR of FF_265 : label is "ENABLED";
+ attribute GSR of FF_264 : label is "ENABLED";
+ attribute GSR of FF_263 : label is "ENABLED";
+ attribute GSR of FF_262 : label is "ENABLED";
+ attribute GSR of FF_261 : label is "ENABLED";
+ attribute GSR of FF_260 : label is "ENABLED";
+ attribute GSR of FF_259 : label is "ENABLED";
+ attribute GSR of FF_258 : label is "ENABLED";
+ attribute GSR of FF_257 : label is "ENABLED";
+ attribute GSR of FF_256 : label is "ENABLED";
+ attribute GSR of FF_255 : label is "ENABLED";
+ attribute GSR of FF_254 : label is "ENABLED";
+ attribute GSR of FF_253 : label is "ENABLED";
+ attribute GSR of FF_252 : label is "ENABLED";
+ attribute GSR of FF_251 : label is "ENABLED";
+ attribute GSR of FF_250 : label is "ENABLED";
+ attribute GSR of FF_249 : label is "ENABLED";
+ attribute GSR of FF_248 : label is "ENABLED";
+ attribute GSR of FF_247 : label is "ENABLED";
+ attribute GSR of FF_246 : label is "ENABLED";
+ attribute GSR of FF_245 : label is "ENABLED";
+ attribute GSR of FF_244 : label is "ENABLED";
+ attribute GSR of FF_243 : label is "ENABLED";
+ attribute GSR of FF_242 : label is "ENABLED";
+ attribute GSR of FF_241 : label is "ENABLED";
+ attribute GSR of FF_240 : label is "ENABLED";
+ attribute GSR of FF_239 : label is "ENABLED";
+ attribute GSR of FF_238 : label is "ENABLED";
+ attribute GSR of FF_237 : label is "ENABLED";
+ attribute GSR of FF_236 : label is "ENABLED";
+ attribute GSR of FF_235 : label is "ENABLED";
+ attribute GSR of FF_234 : label is "ENABLED";
+ attribute GSR of FF_233 : label is "ENABLED";
+ attribute GSR of FF_232 : label is "ENABLED";
+ attribute GSR of FF_231 : label is "ENABLED";
+ attribute GSR of FF_230 : label is "ENABLED";
+ attribute GSR of FF_229 : label is "ENABLED";
+ attribute GSR of FF_228 : label is "ENABLED";
+ attribute GSR of FF_227 : label is "ENABLED";
+ attribute GSR of FF_226 : label is "ENABLED";
+ attribute GSR of FF_225 : label is "ENABLED";
+ attribute GSR of FF_224 : label is "ENABLED";
+ attribute GSR of FF_223 : label is "ENABLED";
+ attribute GSR of FF_222 : label is "ENABLED";
+ attribute GSR of FF_221 : label is "ENABLED";
+ attribute GSR of FF_220 : label is "ENABLED";
+ attribute GSR of FF_219 : label is "ENABLED";
+ attribute GSR of FF_218 : label is "ENABLED";
+ attribute GSR of FF_217 : label is "ENABLED";
+ attribute GSR of FF_216 : label is "ENABLED";
+ attribute GSR of FF_215 : label is "ENABLED";
+ attribute GSR of FF_214 : label is "ENABLED";
+ attribute GSR of FF_213 : label is "ENABLED";
+ attribute GSR of FF_212 : label is "ENABLED";
+ attribute GSR of FF_211 : label is "ENABLED";
+ attribute GSR of FF_210 : label is "ENABLED";
+ attribute GSR of FF_209 : label is "ENABLED";
+ attribute GSR of FF_208 : label is "ENABLED";
+ attribute GSR of FF_207 : label is "ENABLED";
+ attribute GSR of FF_206 : label is "ENABLED";
+ attribute GSR of FF_205 : label is "ENABLED";
+ attribute GSR of FF_204 : label is "ENABLED";
+ attribute GSR of FF_203 : label is "ENABLED";
+ attribute GSR of FF_202 : label is "ENABLED";
+ attribute GSR of FF_201 : label is "ENABLED";
+ attribute GSR of FF_200 : label is "ENABLED";
+ attribute GSR of FF_199 : label is "ENABLED";
+ attribute GSR of FF_198 : label is "ENABLED";
+ attribute GSR of FF_197 : label is "ENABLED";
+ attribute GSR of FF_196 : label is "ENABLED";
+ attribute GSR of FF_195 : label is "ENABLED";
+ attribute GSR of FF_194 : label is "ENABLED";
+ attribute GSR of FF_193 : label is "ENABLED";
+ attribute GSR of FF_192 : label is "ENABLED";
+ attribute GSR of FF_191 : label is "ENABLED";
+ attribute GSR of FF_190 : label is "ENABLED";
+ attribute GSR of FF_189 : label is "ENABLED";
+ attribute GSR of FF_188 : label is "ENABLED";
+ attribute GSR of FF_187 : label is "ENABLED";
+ attribute GSR of FF_186 : label is "ENABLED";
+ attribute GSR of FF_185 : label is "ENABLED";
+ attribute GSR of FF_184 : label is "ENABLED";
+ attribute GSR of FF_183 : label is "ENABLED";
+ attribute GSR of FF_182 : label is "ENABLED";
+ attribute GSR of FF_181 : label is "ENABLED";
+ attribute GSR of FF_180 : label is "ENABLED";
+ attribute GSR of FF_179 : label is "ENABLED";
+ attribute GSR of FF_178 : label is "ENABLED";
+ attribute GSR of FF_177 : label is "ENABLED";
+ attribute GSR of FF_176 : label is "ENABLED";
+ attribute GSR of FF_175 : label is "ENABLED";
+ attribute GSR of FF_174 : label is "ENABLED";
+ attribute GSR of FF_173 : label is "ENABLED";
+ attribute GSR of FF_172 : label is "ENABLED";
+ attribute GSR of FF_171 : label is "ENABLED";
+ attribute GSR of FF_170 : label is "ENABLED";
+ attribute GSR of FF_169 : label is "ENABLED";
+ attribute GSR of FF_168 : label is "ENABLED";
+ attribute GSR of FF_167 : label is "ENABLED";
+ attribute GSR of FF_166 : label is "ENABLED";
+ attribute GSR of FF_165 : label is "ENABLED";
+ attribute GSR of FF_164 : label is "ENABLED";
+ attribute GSR of FF_163 : label is "ENABLED";
+ attribute GSR of FF_162 : label is "ENABLED";
+ attribute GSR of FF_161 : label is "ENABLED";
+ attribute GSR of FF_160 : label is "ENABLED";
+ attribute GSR of FF_159 : label is "ENABLED";
+ attribute GSR of FF_158 : label is "ENABLED";
+ attribute GSR of FF_157 : label is "ENABLED";
+ attribute GSR of FF_156 : label is "ENABLED";
+ attribute GSR of FF_155 : label is "ENABLED";
+ attribute GSR of FF_154 : label is "ENABLED";
+ attribute GSR of FF_153 : label is "ENABLED";
+ attribute GSR of FF_152 : label is "ENABLED";
+ attribute GSR of FF_151 : label is "ENABLED";
+ attribute GSR of FF_150 : label is "ENABLED";
+ attribute GSR of FF_149 : label is "ENABLED";
+ attribute GSR of FF_148 : label is "ENABLED";
+ attribute GSR of FF_147 : label is "ENABLED";
+ attribute GSR of FF_146 : label is "ENABLED";
+ attribute GSR of FF_145 : label is "ENABLED";
+ attribute GSR of FF_144 : label is "ENABLED";
+ attribute GSR of FF_143 : label is "ENABLED";
+ attribute GSR of FF_142 : label is "ENABLED";
+ attribute GSR of FF_141 : label is "ENABLED";
+ attribute GSR of FF_140 : label is "ENABLED";
+ attribute GSR of FF_139 : label is "ENABLED";
+ attribute GSR of FF_138 : label is "ENABLED";
+ attribute GSR of FF_137 : label is "ENABLED";
+ attribute GSR of FF_136 : label is "ENABLED";
+ attribute GSR of FF_135 : label is "ENABLED";
+ attribute GSR of FF_134 : label is "ENABLED";
+ attribute GSR of FF_133 : label is "ENABLED";
+ attribute GSR of FF_132 : label is "ENABLED";
+ attribute GSR of FF_131 : label is "ENABLED";
+ attribute GSR of FF_130 : label is "ENABLED";
+ attribute GSR of FF_129 : label is "ENABLED";
+ attribute GSR of FF_128 : label is "ENABLED";
+ attribute GSR of FF_127 : label is "ENABLED";
+ attribute GSR of FF_126 : label is "ENABLED";
+ attribute GSR of FF_125 : label is "ENABLED";
+ attribute GSR of FF_124 : label is "ENABLED";
+ attribute GSR of FF_123 : label is "ENABLED";
+ attribute GSR of FF_122 : label is "ENABLED";
+ attribute GSR of FF_121 : label is "ENABLED";
+ attribute GSR of FF_120 : label is "ENABLED";
+ attribute GSR of FF_119 : label is "ENABLED";
+ attribute GSR of FF_118 : label is "ENABLED";
+ attribute GSR of FF_117 : label is "ENABLED";
+ attribute GSR of FF_116 : label is "ENABLED";
+ attribute GSR of FF_115 : label is "ENABLED";
+ attribute GSR of FF_114 : label is "ENABLED";
+ attribute GSR of FF_113 : label is "ENABLED";
+ attribute GSR of FF_112 : label is "ENABLED";
+ attribute GSR of FF_111 : label is "ENABLED";
+ attribute GSR of FF_110 : label is "ENABLED";
+ attribute GSR of FF_109 : label is "ENABLED";
+ attribute GSR of FF_108 : label is "ENABLED";
+ attribute GSR of FF_107 : label is "ENABLED";
+ attribute GSR of FF_106 : label is "ENABLED";
+ attribute GSR of FF_105 : label is "ENABLED";
+ attribute GSR of FF_104 : label is "ENABLED";
+ attribute GSR of FF_103 : label is "ENABLED";
+ attribute GSR of FF_102 : label is "ENABLED";
+ attribute GSR of FF_101 : label is "ENABLED";
+ attribute GSR of FF_100 : label is "ENABLED";
+ attribute GSR of FF_99 : label is "ENABLED";
+ attribute GSR of FF_98 : label is "ENABLED";
+ attribute GSR of FF_97 : label is "ENABLED";
+ attribute GSR of FF_96 : label is "ENABLED";
+ attribute GSR of FF_95 : label is "ENABLED";
+ attribute GSR of FF_94 : label is "ENABLED";
+ attribute GSR of FF_93 : label is "ENABLED";
+ attribute GSR of FF_92 : label is "ENABLED";
+ attribute GSR of FF_91 : label is "ENABLED";
+ attribute GSR of FF_90 : label is "ENABLED";
+ attribute GSR of FF_89 : label is "ENABLED";
+ attribute GSR of FF_88 : label is "ENABLED";
+ attribute GSR of FF_87 : label is "ENABLED";
+ attribute GSR of FF_86 : label is "ENABLED";
+ attribute GSR of FF_85 : label is "ENABLED";
+ attribute GSR of FF_84 : label is "ENABLED";
+ attribute GSR of FF_83 : label is "ENABLED";
+ attribute GSR of FF_82 : label is "ENABLED";
+ attribute GSR of FF_81 : label is "ENABLED";
+ attribute GSR of FF_80 : label is "ENABLED";
+ attribute GSR of FF_79 : label is "ENABLED";
+ attribute GSR of FF_78 : label is "ENABLED";
+ attribute GSR of FF_77 : label is "ENABLED";
+ attribute GSR of FF_76 : label is "ENABLED";
+ attribute GSR of FF_75 : label is "ENABLED";
+ attribute GSR of FF_74 : label is "ENABLED";
+ attribute GSR of FF_73 : label is "ENABLED";
+ attribute GSR of FF_72 : label is "ENABLED";
+ attribute GSR of FF_71 : label is "ENABLED";
+ attribute GSR of FF_70 : label is "ENABLED";
+ attribute GSR of FF_69 : label is "ENABLED";
+ attribute GSR of FF_68 : label is "ENABLED";
+ attribute GSR of FF_67 : label is "ENABLED";
+ attribute GSR of FF_66 : label is "ENABLED";
+ attribute GSR of FF_65 : label is "ENABLED";
+ attribute GSR of FF_64 : label is "ENABLED";
+ attribute GSR of FF_63 : label is "ENABLED";
+ attribute GSR of FF_62 : label is "ENABLED";
+ attribute GSR of FF_61 : label is "ENABLED";
+ attribute GSR of FF_60 : label is "ENABLED";
+ attribute GSR of FF_59 : label is "ENABLED";
+ attribute GSR of FF_58 : label is "ENABLED";
+ attribute GSR of FF_57 : label is "ENABLED";
+ attribute GSR of FF_56 : label is "ENABLED";
+ attribute GSR of FF_55 : label is "ENABLED";
+ attribute GSR of FF_54 : label is "ENABLED";
+ attribute GSR of FF_53 : label is "ENABLED";
+ attribute GSR of FF_52 : label is "ENABLED";
+ attribute GSR of FF_51 : label is "ENABLED";
+ attribute GSR of FF_50 : label is "ENABLED";
+ attribute GSR of FF_49 : label is "ENABLED";
+ attribute GSR of FF_48 : label is "ENABLED";
+ attribute GSR of FF_47 : label is "ENABLED";
+ attribute GSR of FF_46 : label is "ENABLED";
+ attribute GSR of FF_45 : label is "ENABLED";
+ attribute GSR of FF_44 : label is "ENABLED";
+ attribute GSR of FF_43 : label is "ENABLED";
+ attribute GSR of FF_42 : label is "ENABLED";
+ attribute GSR of FF_41 : label is "ENABLED";
+ attribute GSR of FF_40 : label is "ENABLED";
+ attribute GSR of FF_39 : label is "ENABLED";
+ attribute GSR of FF_38 : label is "ENABLED";
+ attribute GSR of FF_37 : label is "ENABLED";
+ attribute GSR of FF_36 : label is "ENABLED";
+ attribute GSR of FF_35 : label is "ENABLED";
+ attribute GSR of FF_34 : label is "ENABLED";
+ attribute GSR of FF_33 : label is "ENABLED";
+ attribute GSR of FF_32 : label is "ENABLED";
+ attribute GSR of FF_31 : label is "ENABLED";
+ attribute GSR of FF_30 : label is "ENABLED";
+ attribute GSR of FF_29 : label is "ENABLED";
+ attribute GSR of FF_28 : label is "ENABLED";
+ attribute GSR of FF_27 : label is "ENABLED";
+ attribute GSR of FF_26 : label is "ENABLED";
+ attribute GSR of FF_25 : label is "ENABLED";
+ attribute GSR of FF_24 : label is "ENABLED";
+ attribute GSR of FF_23 : label is "ENABLED";
+ attribute GSR of FF_22 : label is "ENABLED";
+ attribute GSR of FF_21 : label is "ENABLED";
+ attribute GSR of FF_20 : label is "ENABLED";
+ attribute GSR of FF_19 : label is "ENABLED";
+ attribute GSR of FF_18 : label is "ENABLED";
+ attribute GSR of FF_17 : label is "ENABLED";
+ attribute GSR of FF_16 : label is "ENABLED";
+ attribute GSR of FF_15 : label is "ENABLED";
+ attribute GSR of FF_14 : label is "ENABLED";
+ attribute GSR of FF_13 : label is "ENABLED";
+ attribute GSR of FF_12 : label is "ENABLED";
+ attribute GSR of FF_11 : label is "ENABLED";
+ attribute GSR of FF_10 : label is "ENABLED";
+ attribute GSR of FF_9 : label is "ENABLED";
+ attribute GSR of FF_8 : label is "ENABLED";
+ attribute GSR of FF_7 : label is "ENABLED";
+ attribute GSR of FF_6 : label is "ENABLED";
+ attribute GSR of FF_5 : label is "ENABLED";
+ attribute GSR of FF_4 : label is "ENABLED";
+ attribute GSR of FF_3 : label is "ENABLED";
+ attribute GSR of FF_2 : label is "ENABLED";
+ attribute GSR of FF_1 : label is "ENABLED";
+ attribute GSR of FF_0 : label is "ENABLED";
+ attribute syn_keep : boolean;
+
+begin
+
+ FF_303 : FD1P3DX
+ port map (D => tsum(303), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(303));
+ FF_302 : FD1P3DX
+ port map (D => tsum(302), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(302));
+ FF_301 : FD1P3DX
+ port map (D => tsum(301), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(301));
+ FF_300 : FD1P3DX
+ port map (D => tsum(300), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(300));
+ FF_299 : FD1P3DX
+ port map (D => tsum(299), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(299));
+ FF_298 : FD1P3DX
+ port map (D => tsum(298), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(298));
+ FF_297 : FD1P3DX
+ port map (D => tsum(297), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(297));
+ FF_296 : FD1P3DX
+ port map (D => tsum(296), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(296));
+ FF_295 : FD1P3DX
+ port map (D => tsum(295), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(295));
+ FF_294 : FD1P3DX
+ port map (D => tsum(294), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(294));
+ FF_293 : FD1P3DX
+ port map (D => tsum(293), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(293));
+ FF_292 : FD1P3DX
+ port map (D => tsum(292), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(292));
+ FF_291 : FD1P3DX
+ port map (D => tsum(291), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(291));
+ FF_290 : FD1P3DX
+ port map (D => tsum(290), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(290));
+ FF_289 : FD1P3DX
+ port map (D => tsum(289), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(289));
+ FF_288 : FD1P3DX
+ port map (D => tsum(288), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(288));
+ FF_287 : FD1P3DX
+ port map (D => tsum(287), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(287));
+ FF_286 : FD1P3DX
+ port map (D => tsum(286), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(286));
+ FF_285 : FD1P3DX
+ port map (D => tsum(285), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(285));
+ FF_284 : FD1P3DX
+ port map (D => tsum(284), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(284));
+ FF_283 : FD1P3DX
+ port map (D => tsum(283), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(283));
+ FF_282 : FD1P3DX
+ port map (D => tsum(282), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(282));
+ FF_281 : FD1P3DX
+ port map (D => tsum(281), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(281));
+ FF_280 : FD1P3DX
+ port map (D => tsum(280), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(280));
+ FF_279 : FD1P3DX
+ port map (D => tsum(279), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(279));
+ FF_278 : FD1P3DX
+ port map (D => tsum(278), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(278));
+ FF_277 : FD1P3DX
+ port map (D => tsum(277), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(277));
+ FF_276 : FD1P3DX
+ port map (D => tsum(276), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(276));
+ FF_275 : FD1P3DX
+ port map (D => tsum(275), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(275));
+ FF_274 : FD1P3DX
+ port map (D => tsum(274), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(274));
+ FF_273 : FD1P3DX
+ port map (D => tsum(273), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(273));
+ FF_272 : FD1P3DX
+ port map (D => tsum(272), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(272));
+ FF_271 : FD1P3DX
+ port map (D => tsum(271), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(271));
+ FF_270 : FD1P3DX
+ port map (D => tsum(270), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(270));
+ FF_269 : FD1P3DX
+ port map (D => tsum(269), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(269));
+ FF_268 : FD1P3DX
+ port map (D => tsum(268), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(268));
+ FF_267 : FD1P3DX
+ port map (D => tsum(267), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(267));
+ FF_266 : FD1P3DX
+ port map (D => tsum(266), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(266));
+ FF_265 : FD1P3DX
+ port map (D => tsum(265), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(265));
+ FF_264 : FD1P3DX
+ port map (D => tsum(264), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(264));
+ FF_263 : FD1P3DX
+ port map (D => tsum(263), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(263));
+ FF_262 : FD1P3DX
+ port map (D => tsum(262), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(262));
+ FF_261 : FD1P3DX
+ port map (D => tsum(261), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(261));
+ FF_260 : FD1P3DX
+ port map (D => tsum(260), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(260));
+ FF_259 : FD1P3DX
+ port map (D => tsum(259), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(259));
+ FF_258 : FD1P3DX
+ port map (D => tsum(258), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(258));
+ FF_257 : FD1P3DX
+ port map (D => tsum(257), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(257));
+ FF_256 : FD1P3DX
+ port map (D => tsum(256), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(256));
+ FF_255 : FD1P3DX
+ port map (D => tsum(255), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(255));
+ FF_254 : FD1P3DX
+ port map (D => tsum(254), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(254));
+ FF_253 : FD1P3DX
+ port map (D => tsum(253), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(253));
+ FF_252 : FD1P3DX
+ port map (D => tsum(252), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(252));
+ FF_251 : FD1P3DX
+ port map (D => tsum(251), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(251));
+ FF_250 : FD1P3DX
+ port map (D => tsum(250), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(250));
+ FF_249 : FD1P3DX
+ port map (D => tsum(249), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(249));
+ FF_248 : FD1P3DX
+ port map (D => tsum(248), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(248));
+ FF_247 : FD1P3DX
+ port map (D => tsum(247), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(247));
+ FF_246 : FD1P3DX
+ port map (D => tsum(246), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(246));
+ FF_245 : FD1P3DX
+ port map (D => tsum(245), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(245));
+ FF_244 : FD1P3DX
+ port map (D => tsum(244), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(244));
+ FF_243 : FD1P3DX
+ port map (D => tsum(243), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(243));
+ FF_242 : FD1P3DX
+ port map (D => tsum(242), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(242));
+ FF_241 : FD1P3DX
+ port map (D => tsum(241), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(241));
+ FF_240 : FD1P3DX
+ port map (D => tsum(240), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(240));
+ FF_239 : FD1P3DX
+ port map (D => tsum(239), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(239));
+ FF_238 : FD1P3DX
+ port map (D => tsum(238), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(238));
+ FF_237 : FD1P3DX
+ port map (D => tsum(237), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(237));
+ FF_236 : FD1P3DX
+ port map (D => tsum(236), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(236));
+ FF_235 : FD1P3DX
+ port map (D => tsum(235), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(235));
+ FF_234 : FD1P3DX
+ port map (D => tsum(234), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(234));
+ FF_233 : FD1P3DX
+ port map (D => tsum(233), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(233));
+ FF_232 : FD1P3DX
+ port map (D => tsum(232), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(232));
+ FF_231 : FD1P3DX
+ port map (D => tsum(231), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(231));
+ FF_230 : FD1P3DX
+ port map (D => tsum(230), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(230));
+ FF_229 : FD1P3DX
+ port map (D => tsum(229), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(229));
+ FF_228 : FD1P3DX
+ port map (D => tsum(228), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(228));
+ FF_227 : FD1P3DX
+ port map (D => tsum(227), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(227));
+ FF_226 : FD1P3DX
+ port map (D => tsum(226), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(226));
+ FF_225 : FD1P3DX
+ port map (D => tsum(225), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(225));
+ FF_224 : FD1P3DX
+ port map (D => tsum(224), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(224));
+ FF_223 : FD1P3DX
+ port map (D => tsum(223), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(223));
+ FF_222 : FD1P3DX
+ port map (D => tsum(222), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(222));
+ FF_221 : FD1P3DX
+ port map (D => tsum(221), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(221));
+ FF_220 : FD1P3DX
+ port map (D => tsum(220), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(220));
+ FF_219 : FD1P3DX
+ port map (D => tsum(219), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(219));
+ FF_218 : FD1P3DX
+ port map (D => tsum(218), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(218));
+ FF_217 : FD1P3DX
+ port map (D => tsum(217), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(217));
+ FF_216 : FD1P3DX
+ port map (D => tsum(216), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(216));
+ FF_215 : FD1P3DX
+ port map (D => tsum(215), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(215));
+ FF_214 : FD1P3DX
+ port map (D => tsum(214), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(214));
+ FF_213 : FD1P3DX
+ port map (D => tsum(213), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(213));
+ FF_212 : FD1P3DX
+ port map (D => tsum(212), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(212));
+ FF_211 : FD1P3DX
+ port map (D => tsum(211), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(211));
+ FF_210 : FD1P3DX
+ port map (D => tsum(210), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(210));
+ FF_209 : FD1P3DX
+ port map (D => tsum(209), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(209));
+ FF_208 : FD1P3DX
+ port map (D => tsum(208), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(208));
+ FF_207 : FD1P3DX
+ port map (D => tsum(207), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(207));
+ FF_206 : FD1P3DX
+ port map (D => tsum(206), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(206));
+ FF_205 : FD1P3DX
+ port map (D => tsum(205), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(205));
+ FF_204 : FD1P3DX
+ port map (D => tsum(204), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(204));
+ FF_203 : FD1P3DX
+ port map (D => tsum(203), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(203));
+ FF_202 : FD1P3DX
+ port map (D => tsum(202), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(202));
+ FF_201 : FD1P3DX
+ port map (D => tsum(201), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(201));
+ FF_200 : FD1P3DX
+ port map (D => tsum(200), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(200));
+ FF_199 : FD1P3DX
+ port map (D => tsum(199), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(199));
+ FF_198 : FD1P3DX
+ port map (D => tsum(198), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(198));
+ FF_197 : FD1P3DX
+ port map (D => tsum(197), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(197));
+ FF_196 : FD1P3DX
+ port map (D => tsum(196), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(196));
+ FF_195 : FD1P3DX
+ port map (D => tsum(195), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(195));
+ FF_194 : FD1P3DX
+ port map (D => tsum(194), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(194));
+ FF_193 : FD1P3DX
+ port map (D => tsum(193), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(193));
+ FF_192 : FD1P3DX
+ port map (D => tsum(192), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(192));
+ FF_191 : FD1P3DX
+ port map (D => tsum(191), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(191));
+ FF_190 : FD1P3DX
+ port map (D => tsum(190), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(190));
+ FF_189 : FD1P3DX
+ port map (D => tsum(189), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(189));
+ FF_188 : FD1P3DX
+ port map (D => tsum(188), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(188));
+ FF_187 : FD1P3DX
+ port map (D => tsum(187), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(187));
+ FF_186 : FD1P3DX
+ port map (D => tsum(186), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(186));
+ FF_185 : FD1P3DX
+ port map (D => tsum(185), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(185));
+ FF_184 : FD1P3DX
+ port map (D => tsum(184), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(184));
+ FF_183 : FD1P3DX
+ port map (D => tsum(183), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(183));
+ FF_182 : FD1P3DX
+ port map (D => tsum(182), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(182));
+ FF_181 : FD1P3DX
+ port map (D => tsum(181), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(181));
+ FF_180 : FD1P3DX
+ port map (D => tsum(180), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(180));
+ FF_179 : FD1P3DX
+ port map (D => tsum(179), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(179));
+ FF_178 : FD1P3DX
+ port map (D => tsum(178), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(178));
+ FF_177 : FD1P3DX
+ port map (D => tsum(177), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(177));
+ FF_176 : FD1P3DX
+ port map (D => tsum(176), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(176));
+ FF_175 : FD1P3DX
+ port map (D => tsum(175), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(175));
+ FF_174 : FD1P3DX
+ port map (D => tsum(174), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(174));
+ FF_173 : FD1P3DX
+ port map (D => tsum(173), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(173));
+ FF_172 : FD1P3DX
+ port map (D => tsum(172), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(172));
+ FF_171 : FD1P3DX
+ port map (D => tsum(171), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(171));
+ FF_170 : FD1P3DX
+ port map (D => tsum(170), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(170));
+ FF_169 : FD1P3DX
+ port map (D => tsum(169), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(169));
+ FF_168 : FD1P3DX
+ port map (D => tsum(168), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(168));
+ FF_167 : FD1P3DX
+ port map (D => tsum(167), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(167));
+ FF_166 : FD1P3DX
+ port map (D => tsum(166), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(166));
+ FF_165 : FD1P3DX
+ port map (D => tsum(165), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(165));
+ FF_164 : FD1P3DX
+ port map (D => tsum(164), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(164));
+ FF_163 : FD1P3DX
+ port map (D => tsum(163), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(163));
+ FF_162 : FD1P3DX
+ port map (D => tsum(162), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(162));
+ FF_161 : FD1P3DX
+ port map (D => tsum(161), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(161));
+ FF_160 : FD1P3DX
+ port map (D => tsum(160), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(160));
+ FF_159 : FD1P3DX
+ port map (D => tsum(159), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(159));
+ FF_158 : FD1P3DX
+ port map (D => tsum(158), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(158));
+ FF_157 : FD1P3DX
+ port map (D => tsum(157), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(157));
+ FF_156 : FD1P3DX
+ port map (D => tsum(156), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(156));
+ FF_155 : FD1P3DX
+ port map (D => tsum(155), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(155));
+ FF_154 : FD1P3DX
+ port map (D => tsum(154), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(154));
+ FF_153 : FD1P3DX
+ port map (D => tsum(153), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(153));
+ FF_152 : FD1P3DX
+ port map (D => tsum(152), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(152));
+ FF_151 : FD1P3DX
+ port map (D => tsum(151), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(151));
+ FF_150 : FD1P3DX
+ port map (D => tsum(150), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(150));
+ FF_149 : FD1P3DX
+ port map (D => tsum(149), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(149));
+ FF_148 : FD1P3DX
+ port map (D => tsum(148), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(148));
+ FF_147 : FD1P3DX
+ port map (D => tsum(147), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(147));
+ FF_146 : FD1P3DX
+ port map (D => tsum(146), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(146));
+ FF_145 : FD1P3DX
+ port map (D => tsum(145), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(145));
+ FF_144 : FD1P3DX
+ port map (D => tsum(144), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(144));
+ FF_143 : FD1P3DX
+ port map (D => tsum(143), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(143));
+ FF_142 : FD1P3DX
+ port map (D => tsum(142), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(142));
+ FF_141 : FD1P3DX
+ port map (D => tsum(141), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(141));
+ FF_140 : FD1P3DX
+ port map (D => tsum(140), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(140));
+ FF_139 : FD1P3DX
+ port map (D => tsum(139), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(139));
+ FF_138 : FD1P3DX
+ port map (D => tsum(138), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(138));
+ FF_137 : FD1P3DX
+ port map (D => tsum(137), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(137));
+ FF_136 : FD1P3DX
+ port map (D => tsum(136), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(136));
+ FF_135 : FD1P3DX
+ port map (D => tsum(135), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(135));
+ FF_134 : FD1P3DX
+ port map (D => tsum(134), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(134));
+ FF_133 : FD1P3DX
+ port map (D => tsum(133), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(133));
+ FF_132 : FD1P3DX
+ port map (D => tsum(132), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(132));
+ FF_131 : FD1P3DX
+ port map (D => tsum(131), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(131));
+ FF_130 : FD1P3DX
+ port map (D => tsum(130), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(130));
+ FF_129 : FD1P3DX
+ port map (D => tsum(129), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(129));
+ FF_128 : FD1P3DX
+ port map (D => tsum(128), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(128));
+ FF_127 : FD1P3DX
+ port map (D => tsum(127), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(127));
+ FF_126 : FD1P3DX
+ port map (D => tsum(126), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(126));
+ FF_125 : FD1P3DX
+ port map (D => tsum(125), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(125));
+ FF_124 : FD1P3DX
+ port map (D => tsum(124), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(124));
+ FF_123 : FD1P3DX
+ port map (D => tsum(123), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(123));
+ FF_122 : FD1P3DX
+ port map (D => tsum(122), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(122));
+ FF_121 : FD1P3DX
+ port map (D => tsum(121), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(121));
+ FF_120 : FD1P3DX
+ port map (D => tsum(120), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(120));
+ FF_119 : FD1P3DX
+ port map (D => tsum(119), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(119));
+ FF_118 : FD1P3DX
+ port map (D => tsum(118), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(118));
+ FF_117 : FD1P3DX
+ port map (D => tsum(117), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(117));
+ FF_116 : FD1P3DX
+ port map (D => tsum(116), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(116));
+ FF_115 : FD1P3DX
+ port map (D => tsum(115), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(115));
+ FF_114 : FD1P3DX
+ port map (D => tsum(114), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(114));
+ FF_113 : FD1P3DX
+ port map (D => tsum(113), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(113));
+ FF_112 : FD1P3DX
+ port map (D => tsum(112), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(112));
+ FF_111 : FD1P3DX
+ port map (D => tsum(111), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(111));
+ FF_110 : FD1P3DX
+ port map (D => tsum(110), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(110));
+ FF_109 : FD1P3DX
+ port map (D => tsum(109), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(109));
+ FF_108 : FD1P3DX
+ port map (D => tsum(108), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(108));
+ FF_107 : FD1P3DX
+ port map (D => tsum(107), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(107));
+ FF_106 : FD1P3DX
+ port map (D => tsum(106), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(106));
+ FF_105 : FD1P3DX
+ port map (D => tsum(105), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(105));
+ FF_104 : FD1P3DX
+ port map (D => tsum(104), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(104));
+ FF_103 : FD1P3DX
+ port map (D => tsum(103), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(103));
+ FF_102 : FD1P3DX
+ port map (D => tsum(102), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(102));
+ FF_101 : FD1P3DX
+ port map (D => tsum(101), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(101));
+ FF_100 : FD1P3DX
+ port map (D => tsum(100), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(100));
+ FF_99 : FD1P3DX
+ port map (D => tsum(99), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(99));
+ FF_98 : FD1P3DX
+ port map (D => tsum(98), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(98));
+ FF_97 : FD1P3DX
+ port map (D => tsum(97), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(97));
+ FF_96 : FD1P3DX
+ port map (D => tsum(96), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(96));
+ FF_95 : FD1P3DX
+ port map (D => tsum(95), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(95));
+ FF_94 : FD1P3DX
+ port map (D => tsum(94), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(94));
+ FF_93 : FD1P3DX
+ port map (D => tsum(93), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(93));
+ FF_92 : FD1P3DX
+ port map (D => tsum(92), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(92));
+ FF_91 : FD1P3DX
+ port map (D => tsum(91), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(91));
+ FF_90 : FD1P3DX
+ port map (D => tsum(90), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(90));
+ FF_89 : FD1P3DX
+ port map (D => tsum(89), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(89));
+ FF_88 : FD1P3DX
+ port map (D => tsum(88), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(88));
+ FF_87 : FD1P3DX
+ port map (D => tsum(87), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(87));
+ FF_86 : FD1P3DX
+ port map (D => tsum(86), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(86));
+ FF_85 : FD1P3DX
+ port map (D => tsum(85), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(85));
+ FF_84 : FD1P3DX
+ port map (D => tsum(84), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(84));
+ FF_83 : FD1P3DX
+ port map (D => tsum(83), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(83));
+ FF_82 : FD1P3DX
+ port map (D => tsum(82), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(82));
+ FF_81 : FD1P3DX
+ port map (D => tsum(81), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(81));
+ FF_80 : FD1P3DX
+ port map (D => tsum(80), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(80));
+ FF_79 : FD1P3DX
+ port map (D => tsum(79), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(79));
+ FF_78 : FD1P3DX
+ port map (D => tsum(78), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(78));
+ FF_77 : FD1P3DX
+ port map (D => tsum(77), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(77));
+ FF_76 : FD1P3DX
+ port map (D => tsum(76), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(76));
+ FF_75 : FD1P3DX
+ port map (D => tsum(75), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(75));
+ FF_74 : FD1P3DX
+ port map (D => tsum(74), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(74));
+ FF_73 : FD1P3DX
+ port map (D => tsum(73), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(73));
+ FF_72 : FD1P3DX
+ port map (D => tsum(72), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(72));
+ FF_71 : FD1P3DX
+ port map (D => tsum(71), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(71));
+ FF_70 : FD1P3DX
+ port map (D => tsum(70), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(70));
+ FF_69 : FD1P3DX
+ port map (D => tsum(69), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(69));
+ FF_68 : FD1P3DX
+ port map (D => tsum(68), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(68));
+ FF_67 : FD1P3DX
+ port map (D => tsum(67), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(67));
+ FF_66 : FD1P3DX
+ port map (D => tsum(66), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(66));
+ FF_65 : FD1P3DX
+ port map (D => tsum(65), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(65));
+ FF_64 : FD1P3DX
+ port map (D => tsum(64), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(64));
+ FF_63 : FD1P3DX
+ port map (D => tsum(63), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(63));
+ FF_62 : FD1P3DX
+ port map (D => tsum(62), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(62));
+ FF_61 : FD1P3DX
+ port map (D => tsum(61), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(61));
+ FF_60 : FD1P3DX
+ port map (D => tsum(60), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(60));
+ FF_59 : FD1P3DX
+ port map (D => tsum(59), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(59));
+ FF_58 : FD1P3DX
+ port map (D => tsum(58), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(58));
+ FF_57 : FD1P3DX
+ port map (D => tsum(57), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(57));
+ FF_56 : FD1P3DX
+ port map (D => tsum(56), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(56));
+ FF_55 : FD1P3DX
+ port map (D => tsum(55), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(55));
+ FF_54 : FD1P3DX
+ port map (D => tsum(54), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(54));
+ FF_53 : FD1P3DX
+ port map (D => tsum(53), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(53));
+ FF_52 : FD1P3DX
+ port map (D => tsum(52), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(52));
+ FF_51 : FD1P3DX
+ port map (D => tsum(51), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(51));
+ FF_50 : FD1P3DX
+ port map (D => tsum(50), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(50));
+ FF_49 : FD1P3DX
+ port map (D => tsum(49), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(49));
+ FF_48 : FD1P3DX
+ port map (D => tsum(48), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(48));
+ FF_47 : FD1P3DX
+ port map (D => tsum(47), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(47));
+ FF_46 : FD1P3DX
+ port map (D => tsum(46), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(46));
+ FF_45 : FD1P3DX
+ port map (D => tsum(45), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(45));
+ FF_44 : FD1P3DX
+ port map (D => tsum(44), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(44));
+ FF_43 : FD1P3DX
+ port map (D => tsum(43), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(43));
+ FF_42 : FD1P3DX
+ port map (D => tsum(42), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(42));
+ FF_41 : FD1P3DX
+ port map (D => tsum(41), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(41));
+ FF_40 : FD1P3DX
+ port map (D => tsum(40), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(40));
+ FF_39 : FD1P3DX
+ port map (D => tsum(39), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(39));
+ FF_38 : FD1P3DX
+ port map (D => tsum(38), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(38));
+ FF_37 : FD1P3DX
+ port map (D => tsum(37), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(37));
+ FF_36 : FD1P3DX
+ port map (D => tsum(36), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(36));
+ FF_35 : FD1P3DX
+ port map (D => tsum(35), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(35));
+ FF_34 : FD1P3DX
+ port map (D => tsum(34), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(34));
+ FF_33 : FD1P3DX
+ port map (D => tsum(33), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(33));
+ FF_32 : FD1P3DX
+ port map (D => tsum(32), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(32));
+ FF_31 : FD1P3DX
+ port map (D => tsum(31), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(31));
+ FF_30 : FD1P3DX
+ port map (D => tsum(30), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(30));
+ FF_29 : FD1P3DX
+ port map (D => tsum(29), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(29));
+ FF_28 : FD1P3DX
+ port map (D => tsum(28), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(28));
+ FF_27 : FD1P3DX
+ port map (D => tsum(27), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(27));
+ FF_26 : FD1P3DX
+ port map (D => tsum(26), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(26));
+ FF_25 : FD1P3DX
+ port map (D => tsum(25), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(25));
+ FF_24 : FD1P3DX
+ port map (D => tsum(24), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(24));
+ FF_23 : FD1P3DX
+ port map (D => tsum(23), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(23));
+ FF_22 : FD1P3DX
+ port map (D => tsum(22), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(22));
+ FF_21 : FD1P3DX
+ port map (D => tsum(21), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(21));
+ FF_20 : FD1P3DX
+ port map (D => tsum(20), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(20));
+ FF_19 : FD1P3DX
+ port map (D => tsum(19), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(19));
+ FF_18 : FD1P3DX
+ port map (D => tsum(18), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(18));
+ FF_17 : FD1P3DX
+ port map (D => tsum(17), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(17));
+ FF_16 : FD1P3DX
+ port map (D => tsum(16), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(16));
+ FF_15 : FD1P3DX
+ port map (D => tsum(15), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(15));
+ FF_14 : FD1P3DX
+ port map (D => tsum(14), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(14));
+ FF_13 : FD1P3DX
+ port map (D => tsum(13), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(13));
+ FF_12 : FD1P3DX
+ port map (D => tsum(12), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(12));
+ FF_11 : FD1P3DX
+ port map (D => tsum(11), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(11));
+ FF_10 : FD1P3DX
+ port map (D => tsum(10), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(10));
+ FF_9 : FD1P3DX
+ port map (D => tsum(9), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(9));
+ FF_8 : FD1P3DX
+ port map (D => tsum(8), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(8));
+ FF_7 : FD1P3DX
+ port map (D => tsum(7), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(7));
+ FF_6 : FD1P3DX
+ port map (D => tsum(6), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(6));
+ FF_5 : FD1P3DX
+ port map (D => tsum(5), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(5));
+ FF_4 : FD1P3DX
+ port map (D => tsum(4), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(4));
+ FF_3 : FD1P3DX
+ port map (D => tsum(3), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(3));
+ FF_2 : FD1P3DX
+ port map (D => tsum(2), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(2));
+ FF_1 : FD1P3DX
+ port map (D => tsum(1), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(1));
+ FF_0 : FD1P3DX
+ port map (D => tsum(0), SP => CLKEn, CK => CLK, CD => Reset,
+ Q => r0_sum(0));
+
+ GEN_0_ADD : FADD2B
+ port map (A0 => DataA(0),
+ A1 => DataA(1),
+ B0 => DataB(0),
+ B1 => DataB(1),
+ CI => scuba_vlo,
+ COUT => co(0),
+ S0 => tsum(0),
+ S1 => tsum(1));
+
+ GEN : for i in 1 to 151 generate
+ ADD : FADD2B
+ port map (A0 => DataA(2*i),
+ A1 => DataA(2*i+1),
+ B0 => DataB(2*i),
+ B1 => DataB(2*i+1),
+ CI => co(i-1),
+ COUT => co(i),
+ S0 => tsum(2*i),
+ S1 => tsum(2*i+1));
+ end generate GEN;
+
+ scuba_vlo_inst : VLO
+ port map (Z => scuba_vlo);
+
+ Result <= r0_sum;
+
+end Structure;
+
+
+-- synopsys translate_off
+library ecp3;
+configuration Structure_CON of adder_304 is
+ for Structure
+ for all : FADD2B use entity ecp3.FADD2B(V); end for;
+ for all : FD1P3DX use entity ecp3.FD1P3DX(V); end for;
+ for all : VLO use entity ecp3.VLO(V); end for;
+ end for;
+end Structure_CON;
+-- synopsys translate_on
--- /dev/null
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+library work;
+use work.trb_net_std.all;
+use work.trb_net_components.all;
+use work.trb3_components.all;
+use work.version.all;
+
+entity BusHandler is
+ generic (
+ BUS_LENGTH : integer range 0 to 64 := 2);
+ port (
+ RESET : in std_logic;
+ CLK : in std_logic;
+--
+ DATA_IN : in std_logic_vector_array_32(0 to BUS_LENGTH);
+ READ_EN_IN : in std_logic;
+ WRITE_EN_IN : in std_logic;
+ ADDR_IN : in std_logic_vector(6 downto 0);
+ DATA_OUT : out std_logic_vector(31 downto 0);
+ DATAREADY_OUT : out std_logic;
+ UNKNOWN_ADDR_OUT : out std_logic);
+end BusHandler;
+
+architecture Behavioral of BusHandler is
+
+ --Output signals
+ signal data_out_reg : std_logic_vector(31 downto 0);
+ signal data_ready_reg : std_logic;
+ signal unknown_addr_reg : std_logic;
+ signal read_en : std_logic;
+ signal write_en : std_logic;
+ signal addr : std_logic_vector(6 downto 0);
+
+begin
+
+ read_en <= READ_EN_IN when rising_edge(CLK);
+ write_en <= WRITE_EN_IN when rising_edge(CLK);
+ addr <= ADDR_IN when rising_edge(CLK);
+
+ READ_WRITE_RESPONSE : process (CLK, RESET)
+ begin
+ if rising_edge(CLK) then
+ if RESET = '1' then
+ data_out_reg <= (others => '0');
+ data_ready_reg <= '0';
+ unknown_addr_reg <= '0';
+ elsif read_en = '1' then
+ if to_integer(unsigned(addr)) > BUS_LENGTH then -- if bigger than 64
+ data_out_reg <= (others => '0');
+ data_ready_reg <= '0';
+ unknown_addr_reg <= '1';
+ else
+ data_out_reg <= DATA_IN(to_integer(unsigned(addr)));
+ data_ready_reg <= '1';
+ unknown_addr_reg <= '0';
+ end if;
+ elsif write_en = '1' then
+ data_out_reg <= (others => '0');
+ data_ready_reg <= '0';
+ unknown_addr_reg <= '1';
+ else
+ data_out_reg <= (others => '0');
+ data_ready_reg <= '0';
+ unknown_addr_reg <= '0';
+ end if;
+ end if;
+ end process READ_WRITE_RESPONSE;
+
+
+ --FifoWriteSignal : process (CLK)
+ --begin
+ -- if rising_edge(CLK) then
+ -- if RESET = '1' then
+ -- unknown_addr_reg <= '0';
+ -- else
+ -- unknown_addr_reg <= '1';
+ -- end if;
+ -- end if;
+ --end process FifoWriteSignal;
+
+ DATA_OUT <= data_out_reg;
+ DATAREADY_OUT <= data_ready_reg;
+ UNKNOWN_ADDR_OUT <= unknown_addr_reg;
+
+end Behavioral;
+
--- /dev/null
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+library work;
+use work.trb_net_std.all;
+use work.trb_net_components.all;
+use work.trb3_components.all;
+use work.tdc_components.all;
+use work.config.all;
+
+entity Channel is
+
+ generic (
+ CHANNEL_ID : integer range 0 to 64;
+ DEBUG : integer range 0 to 1;
+ SIMULATION : integer range 0 to 1;
+ REFERENCE : integer range 0 to 1);
+ port (
+ RESET_200 : in std_logic;
+ RESET_100 : in std_logic;
+ RESET_COUNTERS : in std_logic;
+ CLK_200 : in std_logic;
+ CLK_100 : in std_logic;
+--
+ HIT_IN : in std_logic;
+ HIT_EDGE_IN : in std_logic;
+ TRG_WIN_END_TDC_IN : in std_logic;
+ TRG_WIN_END_RDO_IN : in std_logic;
+ READ_EN_IN : in std_logic;
+ FIFO_DATA_OUT : out std_logic_vector(35 downto 0);
+ FIFO_DATA_VALID_OUT : out std_logic;
+ FIFO_EMPTY_OUT : out std_logic;
+ FIFO_FULL_OUT : out std_logic;
+ FIFO_ALMOST_EMPTY_OUT : out std_logic;
+ COARSE_COUNTER_IN : in std_logic_vector(10 downto 0);
+ EPOCH_COUNTER_IN : in std_logic_vector(27 downto 0);
+--
+ VALID_TIMING_TRG_IN : in std_logic;
+ VALID_NOTIMING_TRG_IN : in std_logic;
+ SPIKE_DETECTED_IN : in std_logic;
+ MULTI_TMG_TRG_IN : in std_logic;
+--
+ EPOCH_WRITE_EN_IN : in std_logic;
+ LOST_HIT_NUMBER : out std_logic_vector(23 downto 0);
+ HIT_DETECT_NUMBER : out std_logic_vector(30 downto 0);
+ ENCODER_START_NUMBER : out std_logic_vector(23 downto 0);
+ ENCODER_FINISHED_NUMBER : out std_logic_vector(23 downto 0);
+ FIFO_WRITE_NUMBER : out std_logic_vector(23 downto 0);
+--
+ Channel_200_DEBUG_OUT : out std_logic_vector(31 downto 0);
+ Channel_DEBUG_OUT : out std_logic_vector(31 downto 0)
+ );
+
+end Channel;
+
+architecture Channel of Channel is
+-------------------------------------------------------------------------------
+-- Signal Declarations
+-------------------------------------------------------------------------------
+
+ -- time stamp
+ signal coarse_cntr_reg : std_logic_vector(10 downto 0);
+ signal epoch_cntr_reg : std_logic_vector(27 downto 0);
+ signal trg_win_end_tdc : std_logic;
+ signal trg_win_end_rdo : std_logic;
+
+ -- from channel
+ signal ch_data : std_logic_vector(35 downto 0);
+ signal ch_data_valid : std_logic;
+
+ -- from buffer
+ signal buf_data : std_logic_vector(35 downto 0);
+ signal buf_data_valid : std_logic;
+ signal buf_empty : std_logic;
+ signal buf_empty_reg : std_logic;
+ signal buf_full : std_logic;
+ signal buf_almost_full : std_logic;
+
+ -- fron readout
+ signal rd_en_reg : std_logic;
+
+ -- debug
+ signal sync_q : std_logic_vector(2 downto 0);
+ signal hit_pulse_100 : std_logic;
+ signal encoder_finished : std_logic;
+ signal encoder_finished_100 : std_logic;
+ signal encoder_start : std_logic;
+ signal encoder_start_100 : std_logic;
+ signal fifo_write : std_logic;
+ signal fifo_write_100 : std_logic;
+ signal lost_hit_cntr : unsigned(23 downto 0);
+ signal hit_detect_cntr : unsigned(30 downto 0);
+ signal encoder_start_cntr : unsigned(23 downto 0);
+ signal encoder_finished_cntr : unsigned(23 downto 0);
+ signal fifo_write_cntr : unsigned(23 downto 0);
+ signal channel_200_debug : std_logic_vector(31 downto 0);
+ signal ch_buffer_counter : unsigned(15 downto 0) := (others => '0');
+ signal ch_buffer_out_counter : unsigned(15 downto 0) := (others => '0');
+ signal ch_buffer_valid_counter : unsigned(15 downto 0) := (others => '0');
+
+ -- other
+
+-------------------------------------------------------------------------------
+
+ attribute syn_keep : boolean;
+ attribute syn_keep of trg_win_end_tdc : signal is true;
+ attribute syn_keep of trg_win_end_rdo : signal is true;
+ attribute syn_keep of epoch_cntr_reg : signal is true;
+ attribute syn_preserve : boolean;
+ attribute syn_preserve of coarse_cntr_reg : signal is true;
+ attribute syn_preserve of trg_win_end_tdc : signal is true;
+ attribute syn_preserve of epoch_cntr_reg : signal is true;
+ attribute nomerge : string;
+ attribute nomerge of trg_win_end_tdc : signal is "true";
+ attribute nomerge of trg_win_end_rdo : signal is "true";
+ attribute nomerge of epoch_cntr_reg : signal is "true";
+
+-------------------------------------------------------------------------------
+
+begin
+
+ Channel200 : Channel_200
+ generic map (
+ CHANNEL_ID => CHANNEL_ID,
+ DEBUG => DEBUG,
+ SIMULATION => SIMULATION,
+ REFERENCE => REFERENCE)
+ port map (
+ CLK_200 => CLK_200,
+ RESET_200 => RESET_200,
+ CLK_100 => CLK_100,
+ RESET_100 => RESET_100,
+ HIT_IN => HIT_IN,
+ HIT_EDGE_IN => HIT_EDGE_IN,
+ TRG_WIN_END_TDC_IN => trg_win_end_tdc,
+ TRG_WIN_END_RDO_IN => trg_win_end_rdo,
+ EPOCH_COUNTER_IN => epoch_cntr_reg,
+ COARSE_COUNTER_IN => coarse_cntr_reg,
+ READ_EN_IN => READ_EN_IN,
+ FIFO_DATA_OUT => ch_data,
+ FIFO_DATA_VALID_OUT => ch_data_valid,
+ VALID_TIMING_TRG_IN => VALID_TIMING_TRG_IN,
+ VALID_NOTIMING_TRG_IN => VALID_NOTIMING_TRG_IN,
+ SPIKE_DETECTED_IN => SPIKE_DETECTED_IN,
+ MULTI_TMG_TRG_IN => MULTI_TMG_TRG_IN,
+ EPOCH_WRITE_EN_IN => EPOCH_WRITE_EN_IN,
+ ENCODER_START_OUT => encoder_start,
+ ENCODER_FINISHED_OUT => encoder_finished,
+ FIFO_WRITE_OUT => fifo_write,
+ CHANNEL_200_DEBUG_OUT => channel_200_debug);
+
+ Buffer_128 : if RING_BUFFER_SIZE = 3 generate
+ The_Buffer : FIFO_36x128_OutReg
+ port map (
+ Data => ch_data,
+ Clock => CLK_100,
+ WrEn => ch_data_valid,
+ RdEn => READ_EN_IN,
+ Reset => RESET_100,
+ Q => buf_data,
+ Empty => buf_empty,
+ Full => buf_full);
+ end generate Buffer_128;
+
+ Buffer_64 : if RING_BUFFER_SIZE = 1 generate
+ The_Buffer : FIFO_36x64_OutReg
+ port map (
+ Data => ch_data,
+ Clock => CLK_100,
+ WrEn => ch_data_valid,
+ RdEn => READ_EN_IN,
+ Reset => RESET_100,
+ Q => buf_data,
+ Empty => buf_empty,
+ Full => buf_full);
+ end generate Buffer_64;
+
+ Buffer_32 : if RING_BUFFER_SIZE = 0 generate
+ The_Buffer : FIFO_36x32_OutReg
+ port map (
+ Data => ch_data,
+ Clock => CLK_100,
+ WrEn => ch_data_valid,
+ RdEn => READ_EN_IN,
+ Reset => RESET_100,
+ Q => buf_data,
+ Empty => buf_empty,
+ Full => buf_full);
+ end generate Buffer_32;
+
+ FIFO_DATA_OUT <= buf_data;
+ FIFO_DATA_VALID_OUT <= buf_data_valid;
+ FIFO_EMPTY_OUT <= buf_empty;
+ FIFO_ALMOST_EMPTY_OUT <= '0';
+ trg_win_end_tdc <= TRG_WIN_END_TDC_IN;
+ trg_win_end_rdo <= TRG_WIN_END_RDO_IN;
+ rd_en_reg <= READ_EN_IN when rising_edge(CLK_100);
+ buf_empty_reg <= buf_empty when rising_edge(CLK_100);
+ buf_data_valid <= rd_en_reg and not buf_empty_reg when rising_edge(CLK_100);
+
+ pulse_sync_encoder_start : pulse_sync
+ port map (
+ CLK_A_IN => CLK_200,
+ RESET_A_IN => RESET_200,
+ PULSE_A_IN => encoder_start,
+ CLK_B_IN => CLK_100,
+ RESET_B_IN => RESET_100,
+ PULSE_B_OUT => encoder_start_100);
+
+ pulse_sync_encoder_finished : pulse_sync
+ port map (
+ CLK_A_IN => CLK_200,
+ RESET_A_IN => RESET_200,
+ PULSE_A_IN => encoder_finished,
+ CLK_B_IN => CLK_100,
+ RESET_B_IN => RESET_100,
+ PULSE_B_OUT => encoder_finished_100);
+
+ pulse_sync_fifo_write : pulse_sync
+ port map (
+ CLK_A_IN => CLK_200,
+ RESET_A_IN => RESET_200,
+ PULSE_A_IN => fifo_write,
+ CLK_B_IN => CLK_100,
+ RESET_B_IN => RESET_100,
+ PULSE_B_OUT => fifo_write_100);
+
+ CoarseCounter : ShiftRegisterSISO
+ generic map (
+ DEPTH => 1,
+ WIDTH => 11)
+ port map (
+ CLK => CLK_200,
+ D_IN => COARSE_COUNTER_IN,
+ D_OUT => coarse_cntr_reg);
+
+ epoch_cntr_reg <= EPOCH_COUNTER_IN when rising_edge(CLK_200);
+
+-------------------------------------------------------------------------------
+-- DEBUG Counters
+-------------------------------------------------------------------------------
+ --purpose: Hit Signal Synchroniser
+ sync_q(0) <= HIT_IN when rising_edge(CLK_100);
+ sync_q(1) <= sync_q(0) when rising_edge(CLK_100);
+ sync_q(2) <= sync_q(1) when rising_edge(CLK_100);
+
+ risingEdgeDetect_1 : risingEdgeDetect
+ port map (
+ CLK => CLK_100,
+ SIGNAL_IN => sync_q(2),
+ PULSE_OUT => hit_pulse_100);
+
+ --purpose: Counts the detected hits
+ Hit_Detect_Counter : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_COUNTERS = '1' then
+ hit_detect_cntr <= (others => '0');
+ elsif hit_pulse_100 = '1' then
+ hit_detect_cntr <= hit_detect_cntr + to_unsigned(1, 31);
+ end if;
+ end if;
+ end process Hit_Detect_Counter;
+
+ HIT_DETECT_NUMBER <= std_logic_vector(hit_detect_cntr) when rising_edge(CLK_100);
+
+ gen_DEBUG : if DEBUG = c_YES generate
+ --purpose: Counts the detected but unwritten hits
+ Lost_Hit_Counter : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_COUNTERS = '1' then
+ lost_hit_cntr <= (others => '0');
+ elsif hit_pulse_100 = '1' then
+ lost_hit_cntr <= lost_hit_cntr + to_unsigned(1, 24);
+ elsif fifo_write_100 = '1' then
+ lost_hit_cntr <= lost_hit_cntr - to_unsigned(1, 24);
+ end if;
+ end if;
+ end process Lost_Hit_Counter;
+
+ LOST_HIT_NUMBER <= std_logic_vector(lost_hit_cntr) when rising_edge(CLK_100);
+
+ --purpose: Counts the encoder start times
+ Encoder_Start_Counter : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_COUNTERS = '1' then
+ ch_buffer_counter <= (others => '0');
+ elsif ch_data_valid = '1' then
+ if ch_data(35 downto 31) = "00011" then -- it is a data word
+ ch_buffer_counter <= ch_buffer_counter + to_unsigned(1, 16);
+ end if;
+ end if;
+ --elsif encoder_start_100 = '1' then
+ -- encoder_start_cntr <= encoder_start_cntr + to_unsigned(1, 24);
+ --end if;
+ end if;
+ end process Encoder_Start_Counter;
+
+ --ENCODER_START_NUMBER <= std_logic_vector(encoder_start_cntr) when rising_edge(CLK_100);
+ ENCODER_START_NUMBER(15 downto 0) <= std_logic_vector(ch_buffer_counter) when rising_edge(CLK_100);
+
+ --purpose: Counts the encoder finished signals
+ ENCODER_FINISHED_Counter : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_COUNTERS = '1' then
+ ch_buffer_out_counter <= (others => '0');
+ elsif buf_data(35 downto 31) = "00011" then
+ ch_buffer_out_counter <= ch_buffer_out_counter + to_unsigned(1, 16);
+ end if;
+ end if;
+ end process ENCODER_FINISHED_Counter;
+
+ --ENCODER_FINISHED_NUMBER <= std_logic_vector(encoder_finished_cntr) when rising_edge(CLK_100);
+ ENCODER_FINISHED_NUMBER(15 downto 0) <= std_logic_vector(ch_buffer_out_counter) when rising_edge(CLK_100);
+
+ --purpose: Counts the written hits
+ FIFO_WRITE_Counter : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_COUNTERS = '1' then
+ ch_buffer_valid_counter <= (others => '0');
+ elsif buf_data_valid = '1' then
+ if buf_data(35 downto 31) = "00011" then
+ ch_buffer_valid_counter <= ch_buffer_valid_counter + to_unsigned(1, 16);
+ end if;
+ end if;
+ end if;
+ end process FIFO_WRITE_Counter;
+
+ --FIFO_WRITE_NUMBER <= std_logic_vector(fifo_write_cntr) when rising_edge(CLK_100);
+ FIFO_WRITE_NUMBER(15 downto 0) <= std_logic_vector(ch_buffer_valid_counter) when rising_edge(CLK_100);
+ end generate gen_DEBUG;
+
+-------------------------------------------------------------------------------
+-- DEBUG
+-------------------------------------------------------------------------------
+ Channel_DEBUG_OUT(7 downto 0) <= buf_data(35 downto 28);
+ Channel_DEBUG_OUT(8) <= buf_data_valid;
+ Channel_DEBUG_OUT(9) <= READ_EN_IN;
+
+
+ Channel_200_DEBUG_OUT <= channel_200_debug;
+ --Channel_DEBUG_OUT(0) <= fifo_write_100 when rising_edge(CLK_100);
+ --Channel_DEBUG_OUT(1) <= result_2_reg;
+ --Channel_DEBUG_OUT(2) <= hit_detect;
+ --Channel_DEBUG_OUT(3) <= hit_detect_reg;
+ --Channel_DEBUG_OUT(4) <= '0';
+ --Channel_DEBUG_OUT(5) <= ff_array_en;
+ --Channel_DEBUG_OUT(6) <= encoder_start;
+ --Channel_DEBUG_OUT(7) <= encoder_finished;
+ --Channel_DEBUG_OUT(15 downto 8) <= result(7 downto 0);
+ --Channel_DEBUG_OUT(31 downto 16) <= (others => '0');
+
+end Channel;
--- /dev/null
+-------------------------------------------------------------------------------
+-- Title : Channel 200 MHz Part
+-- Project :
+-------------------------------------------------------------------------------
+-- File : Channel_200.vhd
+-- Author : c.ugur@gsi.de
+-- Created : 2012-08-28
+-- Last update: 2014-12-04
+-------------------------------------------------------------------------------
+-- Description:
+-------------------------------------------------------------------------------
+
+library IEEE;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+library work;
+use work.trb_net_std.all;
+use work.trb_net_components.all;
+use work.trb3_components.all;
+use work.tdc_components.all;
+use work.config.all;
+
+entity Channel_200 is
+
+ generic (
+ CHANNEL_ID : integer range 0 to 64;
+ DEBUG : integer range 0 to 1;
+ SIMULATION : integer range 0 to 1;
+ REFERENCE : integer range 0 to 1);
+ port (
+ CLK_200 : in std_logic; -- 200 MHz clk
+ RESET_200 : in std_logic; -- reset sync with 200Mhz clk
+ CLK_100 : in std_logic; -- 100 MHz clk
+ RESET_100 : in std_logic; -- reset sync with 100Mhz clk
+--
+ HIT_IN : in std_logic; -- hit in
+ HIT_EDGE_IN : in std_logic; -- hit edge in
+ TRG_WIN_END_TDC_IN : in std_logic; -- trigger window end strobe
+ TRG_WIN_END_RDO_IN : in std_logic; -- trigger window end strobe
+ EPOCH_COUNTER_IN : in std_logic_vector(27 downto 0); -- system coarse counter
+ COARSE_COUNTER_IN : in std_logic_vector(10 downto 0);
+ READ_EN_IN : in std_logic; -- read en signal
+ FIFO_DATA_OUT : out std_logic_vector(35 downto 0); -- fifo data out
+ FIFO_DATA_VALID_OUT : out std_logic; -- fifo data valid signal
+--
+ VALID_TIMING_TRG_IN : in std_logic;
+ VALID_NOTIMING_TRG_IN : in std_logic;
+ SPIKE_DETECTED_IN : in std_logic;
+ MULTI_TMG_TRG_IN : in std_logic;
+--
+ EPOCH_WRITE_EN_IN : in std_logic;
+ ENCODER_START_OUT : out std_logic;
+ ENCODER_FINISHED_OUT : out std_logic;
+ FIFO_WRITE_OUT : out std_logic;
+ CHANNEL_200_DEBUG_OUT : out std_logic_vector(31 downto 0)
+ );
+
+end Channel_200;
+
+architecture Channel_200 of Channel_200 is
+
+ -- carry chain
+ signal data_a : std_logic_vector(303 downto 0);
+ signal data_b : std_logic_vector(303 downto 0);
+ signal result : std_logic_vector(303 downto 0);
+ signal ff_array_en : std_logic;
+
+ -- hit detection
+ signal result_2_r : std_logic := '0';
+ signal hit_detect : std_logic := '0';
+ signal hit_detect_r : std_logic;
+ signal hit_detect_2r : std_logic;
+ signal edge_type : std_logic := '1';
+ signal rising_edge_written : std_logic := '0';
+
+ -- time stamp
+ signal time_stamp : std_logic_vector(10 downto 0);
+ signal time_stamp_r : std_logic_vector(10 downto 0);
+ signal time_stamp_2r : std_logic_vector(10 downto 0);
+ signal time_stamp_3r : std_logic_vector(10 downto 0);
+ signal time_stamp_4r : std_logic_vector(10 downto 0);
+ signal time_stamp_5r : std_logic_vector(10 downto 0);
+ signal time_stamp_6r : std_logic_vector(10 downto 0);
+ signal coarse_cntr_r : std_logic_vector(10 downto 0);
+ signal coarse_cntr_overflow : std_logic;
+ signal coarse_cntr_overflow_r : std_logic;
+ signal coarse_cntr_overflow_2r : std_logic;
+ signal coarse_cntr_overflow_3r : std_logic;
+ signal coarse_cntr_overflow_4r : std_logic;
+ signal coarse_cntr_overflow_5r : std_logic;
+ signal coarse_cntr_overflow_6r : std_logic;
+ signal coarse_cntr_overflow_7r : std_logic;
+
+ -- encoder
+ signal encoder_start : std_logic;
+ signal encoder_finished : std_logic;
+ signal encoder_data_out : std_logic_vector(9 downto 0);
+ signal encoder_debug : std_logic_vector(31 downto 0);
+
+ -- epoch counter
+ signal epoch_cntr : std_logic_vector(27 downto 0) := (others => '0');
+ signal epoch_cntr_r : std_logic_vector(27 downto 0) := (others => '0');
+ signal epoch_cntr_updated : std_logic := '0';
+ signal epoch_value : std_logic_vector(35 downto 0);
+
+ -- ring bugger
+ signal ringBuffer_data_out : std_logic_vector(35 downto 0);
+ signal ringBuffer_data_in : std_logic_vector(35 downto 0);
+ signal ringBuffer_empty : std_logic;
+ signal ringBuffer_full : std_logic;
+ signal ringBuffer_almost_full_sync : std_logic;
+ signal ringBuffer_almost_full : std_logic := '0';
+ signal ringBuffer_almost_full_flag : std_logic := '0';
+ signal ringBuffer_wr_en : std_logic;
+ signal ringBuffer_rd_en : std_logic;
+ signal ringBuffer_rd_data : std_logic;
+ signal fifo_data : std_logic_vector(35 downto 0);
+ signal fifo_data_valid : std_logic;
+
+ -- fsm
+ type FSM_WR is (WRITE_EPOCH_WORD, WRITE_DATA_WORD, WRITE_STOP_WORD_A, WRITE_STOP_WORD_B,
+ WRITE_STOP_WORD_C, WRITE_STOP_WORD_D, WAIT_FOR_HIT, WAIT_FOR_VALIDITY,
+ EXCEPTION);
+ signal FSM_WR_CURRENT : FSM_WR := WRITE_EPOCH_WORD;
+ signal FSM_WR_NEXT : FSM_WR;
+ signal write_epoch_fsm : std_logic;
+ signal write_epoch : std_logic := '0';
+ signal write_data_fsm : std_logic;
+ signal write_data : std_logic := '0';
+ signal write_stop_a_fsm : std_logic;
+ signal write_stop_a : std_logic := '0';
+ signal write_stop_b_fsm : std_logic;
+ signal write_stop_b : std_logic := '0';
+ signal write_data_flag_fsm : std_logic;
+ signal write_data_flag : std_logic := '0';
+ signal trg_win_end_tdc_flag_fsm : std_logic;
+ signal trg_win_end_tdc_flag : std_logic := '0';
+ signal fsm_wr_debug_fsm : std_logic_vector(3 downto 0);
+ signal fsm_wr_debug : std_logic_vector(3 downto 0);
+
+ type FSM_RD is (IDLE, FLUSH_A, FLUSH_B, FLUSH_C, FLUSH_D, READOUT_EPOCH, READOUT_DATA_A, READOUT_DATA_B, READOUT_DATA_C);
+ signal FSM_RD_STATE : FSM_RD;
+ signal trg_win_end_rdo_flag : std_logic := '0';
+ signal fsm_rd_debug : std_logic_vector(3 downto 0);
+
+ -----------------------------------------------------------------------------
+ -- debug
+ signal data_cnt_total : integer range 0 to 2147483647 := 0;
+ signal data_cnt_event : integer range 0 to 255 := 0;
+ signal epoch_cnt_total : integer range 0 to 65535 := 0;
+ signal epoch_cnt_event : integer range 0 to 127 := 0;
+ -----------------------------------------------------------------------------
+
+ attribute syn_keep : boolean;
+ attribute syn_keep of ff_array_en : signal is true;
+
+begin -- Channel_200
+
+ SimAdderYes : if SIMULATION = c_YES generate
+ --purpose: Tapped Delay Line 304 (Carry Chain) with wave launcher (21) double transition
+ FC : Adder_304
+ port map (
+ CLK => CLK_200,
+ RESET => RESET_200,
+ DataA => data_a,
+ DataB => data_b,
+ ClkEn => ff_array_en,
+ Result => result);
+ data_a <= x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFF"&x"7FFFFFF";
+ data_b <= x"000000000000000000000000000000000000000000000000000000000000000000000"& HIT_IN & x"000000"&"00" & not(HIT_IN);
+ end generate SimAdderYes;
+ SimAdderNo : if SIMULATION = c_NO generate
+ --purpose: Tapped Delay Line 304 (Carry Chain) with wave launcher (21) double transition
+ FC : Adder_304
+ port map (
+ CLK => CLK_200,
+ RESET => RESET_200,
+ DataA => data_a,
+ DataB => data_b,
+ ClkEn => ff_array_en,
+ Result => result);
+ data_a <= x"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"&x"7FFFFFF";
+ data_b <= x"000000000000000000000000000000000000000000000000000000000000000000000"& HIT_IN & x"000000"&"00" & not(HIT_IN);
+ end generate SimAdderNo;
+
+ ff_array_en <= not(hit_detect or hit_detect_r or hit_detect_2r);
+
+ result_2_r <= result(2) when rising_edge(CLK_200);
+ hit_detect <= (not result_2_r) and result(2); -- detects the hit by
+ -- comparing the
+ -- previous state of the
+ -- hit detection bit
+ hit_detect_r <= hit_detect when rising_edge(CLK_200);
+ hit_detect_2r <= hit_detect_r when rising_edge(CLK_200);
+ coarse_cntr_r <= COARSE_COUNTER_IN when rising_edge(CLK_200);
+ encoder_start <= hit_detect_r;
+ ENCODER_START_OUT <= encoder_start;
+
+ isReferenceEdge : if REFERENCE = c_YES generate
+ edge_type <= '1';
+ end generate isReferenceEdge;
+
+ isChannelEdge : if REFERENCE = c_NO generate
+ EdgeTypeCapture : process (CLK_200) is
+ begin -- process EdgeTypeCapture
+ if rising_edge(CLK_200) then
+ if write_data = '1' and edge_type = '1' then
+ rising_edge_written <= '1';
+ elsif write_data = '1' and edge_type = '0' then
+ rising_edge_written <= '0';
+ end if;
+ if HIT_EDGE_IN = '1' and edge_type = '0' then
+ edge_type <= '1';
+ elsif rising_edge_written = '1' then
+ edge_type <= '0';
+ end if;
+ end if;
+ end process EdgeTypeCapture;
+ end generate isChannelEdge;
+
+ TimeStampCapture : process (CLK_200)
+ begin
+ if rising_edge(CLK_200) then
+ if hit_detect_r = '1' then
+ time_stamp <= coarse_cntr_r;
+ end if;
+ time_stamp_r <= time_stamp;
+ time_stamp_2r <= time_stamp_r;
+ time_stamp_3r <= time_stamp_2r;
+ time_stamp_4r <= time_stamp_3r;
+ time_stamp_5r <= time_stamp_4r;
+ time_stamp_6r <= time_stamp_5r;
+ end if;
+ end process TimeStampCapture;
+
+ CoarseCounterOverflow : entity work.fallingEdgeDetect
+ port map (
+ CLK => CLK_200,
+ SIGNAL_IN => coarse_cntr_r(10),
+ PULSE_OUT => coarse_cntr_overflow);
+
+ coarse_cntr_overflow_r <= coarse_cntr_overflow when rising_edge(CLK_200);
+ coarse_cntr_overflow_2r <= coarse_cntr_overflow_r when rising_edge(CLK_200);
+ coarse_cntr_overflow_3r <= coarse_cntr_overflow_2r when rising_edge(CLK_200);
+ coarse_cntr_overflow_4r <= coarse_cntr_overflow_3r when rising_edge(CLK_200);
+ coarse_cntr_overflow_5r <= coarse_cntr_overflow_4r when rising_edge(CLK_200);
+ coarse_cntr_overflow_6r <= coarse_cntr_overflow_5r when rising_edge(CLK_200);
+ coarse_cntr_overflow_7r <= coarse_cntr_overflow_6r when rising_edge(CLK_200);
+
+ EpochCounterCapture : process (CLK_200)
+ begin
+ if rising_edge(CLK_200) then
+ if coarse_cntr_overflow_7r = '1' then
+ epoch_cntr <= EPOCH_COUNTER_IN;
+ epoch_cntr_updated <= '1';
+ elsif write_epoch = '1' then
+ epoch_cntr_updated <= '0';
+ end if;
+ end if;
+ end process EpochCounterCapture;
+
+ --purpose: Encoder
+ Encoder : Encoder_304_Bit
+ port map (
+ RESET => RESET_200,
+ CLK => CLK_200,
+ START_IN => encoder_start,
+ THERMOCODE_IN => result,
+ FINISHED_OUT => encoder_finished,
+ BINARY_CODE_OUT => encoder_data_out,
+ ENCODER_DEBUG => encoder_debug);
+
+ RingBuffer_128 : if RING_BUFFER_SIZE = 3 generate
+ FIFO : FIFO_DC_36x128_OutReg
+ port map (
+ Data => ringBuffer_data_in,
+ WrClock => CLK_200,
+ RdClock => CLK_100,
+ WrEn => ringBuffer_wr_en,
+ RdEn => ringBuffer_rd_en,
+ Reset => RESET_100,
+ RPReset => RESET_100,
+ Q => ringBuffer_data_out,
+ Empty => ringBuffer_empty,
+ Full => ringBuffer_full,
+ AlmostFull => ringBuffer_almost_full);
+ end generate RingBuffer_128;
+
+ RingBuffer_64 : if RING_BUFFER_SIZE = 1 generate
+ FIFO : FIFO_DC_36x64_OutReg
+ port map (
+ Data => ringBuffer_data_in,
+ WrClock => CLK_200,
+ RdClock => CLK_100,
+ WrEn => ringBuffer_wr_en,
+ RdEn => ringBuffer_rd_en,
+ Reset => RESET_100,
+ RPReset => RESET_100,
+ Q => ringBuffer_data_out,
+ Empty => ringBuffer_empty,
+ Full => ringBuffer_full,
+ AlmostFull => ringBuffer_almost_full);
+ end generate RingBuffer_64;
+
+ RingBuffer_32 : if RING_BUFFER_SIZE = 0 generate
+ FIFO : FIFO_DC_36x32_OutReg
+ port map (
+ Data => ringBuffer_data_in,
+ WrClock => CLK_200,
+ RdClock => CLK_100,
+ WrEn => ringBuffer_wr_en,
+ RdEn => ringBuffer_rd_en,
+ Reset => RESET_100,
+ RPReset => RESET_100,
+ Q => ringBuffer_data_out,
+ Empty => ringBuffer_empty,
+ Full => ringBuffer_full,
+ AlmostFull => ringBuffer_almost_full);
+ end generate RingBuffer_32;
+
+ ringBuffer_almost_full_sync <= ringBuffer_almost_full when rising_edge(CLK_100);
+ ringBuffer_rd_en <= ringBuffer_rd_data or ringBuffer_almost_full_sync when rising_edge(CLK_100);
+
+ FifoAlmostEmptyFlag : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_100 = '1' then
+ ringBuffer_almost_full_flag <= '0';
+ elsif FSM_RD_STATE = READOUT_DATA_C then
+ ringBuffer_almost_full_flag <= '0';
+ elsif ringBuffer_almost_full_sync = '1' then
+ ringBuffer_almost_full_flag <= '1';
+ end if;
+ end if;
+ end process FifoAlmostEmptyFlag;
+
+
+-------------------------------------------------------------------------------
+-- Write Stage
+-------------------------------------------------------------------------------
+ -- Readout fsm
+ FSM_CLK : process (CLK_200)
+ begin
+ if RESET_200 = '1' then
+ FSM_WR_CURRENT <= WRITE_EPOCH_WORD;
+ elsif rising_edge(CLK_200) then
+ FSM_WR_CURRENT <= FSM_WR_NEXT;
+ write_epoch <= write_epoch_fsm;
+ write_data <= write_data_fsm;
+ write_stop_a <= write_stop_a_fsm;
+ write_stop_b <= write_stop_b_fsm;
+ write_data_flag <= write_data_flag_fsm;
+ fsm_wr_debug <= fsm_wr_debug_fsm;
+ end if;
+ end process FSM_CLK;
+
+ FSM_PROC : process (FSM_WR_CURRENT, encoder_finished, epoch_cntr_updated, TRG_WIN_END_TDC_IN,
+ trg_win_end_tdc_flag, write_data_flag)
+ begin
+
+ FSM_WR_NEXT <= WRITE_EPOCH_WORD;
+ write_epoch_fsm <= '0';
+ write_data_fsm <= '0';
+ write_stop_a_fsm <= '0';
+ write_stop_b_fsm <= '0';
+ write_data_flag_fsm <= write_data_flag;
+ fsm_wr_debug_fsm <= x"0";
+
+ case (FSM_WR_CURRENT) is
+ when WRITE_EPOCH_WORD =>
+ if encoder_finished = '1' or write_data_flag = '1' then
+ write_epoch_fsm <= '1';
+ write_data_flag_fsm <= '0';
+ FSM_WR_NEXT <= EXCEPTION;
+ elsif trg_win_end_tdc_flag = '1' or TRG_WIN_END_TDC_IN = '1' then
+ FSM_WR_NEXT <= WRITE_STOP_WORD_A;
+ else
+ write_epoch_fsm <= '0';
+ FSM_WR_NEXT <= WRITE_EPOCH_WORD;
+ end if;
+ fsm_wr_debug_fsm <= x"1";
+--
+ when WRITE_DATA_WORD =>
+ if epoch_cntr_updated = '1' then
+ write_epoch_fsm <= '1';
+ FSM_WR_NEXT <= EXCEPTION;
+ else
+ write_data_fsm <= '1';
+ if trg_win_end_tdc_flag = '1' or TRG_WIN_END_TDC_IN = '1' then
+ FSM_WR_NEXT <= WRITE_STOP_WORD_A;
+ else
+ FSM_WR_NEXT <= WAIT_FOR_HIT;
+ end if;
+ end if;
+ fsm_wr_debug_fsm <= x"2";
+--
+ when EXCEPTION =>
+ write_data_fsm <= '1';
+ if trg_win_end_tdc_flag = '1' or TRG_WIN_END_TDC_IN = '1' then
+ FSM_WR_NEXT <= WRITE_STOP_WORD_A;
+ else
+ FSM_WR_NEXT <= WAIT_FOR_HIT;
+ end if;
+ fsm_wr_debug_fsm <= x"3";
+--
+ when WAIT_FOR_HIT =>
+ if epoch_cntr_updated = '1' and encoder_finished = '0' then
+ FSM_WR_NEXT <= WRITE_EPOCH_WORD;
+ elsif epoch_cntr_updated = '0' and encoder_finished = '1' then
+ FSM_WR_NEXT <= WRITE_DATA_WORD;
+ elsif epoch_cntr_updated = '1' and encoder_finished = '1' then
+ FSM_WR_NEXT <= WRITE_DATA_WORD;
+ elsif trg_win_end_tdc_flag = '1' or TRG_WIN_END_TDC_IN = '1' then
+ FSM_WR_NEXT <= WRITE_STOP_WORD_A;
+ else
+ FSM_WR_NEXT <= WAIT_FOR_HIT;
+ end if;
+ fsm_wr_debug_fsm <= x"4";
+--
+ when WRITE_STOP_WORD_A =>
+ write_stop_a_fsm <= '1';
+ FSM_WR_NEXT <= WRITE_STOP_WORD_B;
+ if encoder_finished = '1' then
+ write_data_flag_fsm <= '1';
+ end if;
+ fsm_wr_debug_fsm <= x"5";
+--
+ when WRITE_STOP_WORD_B =>
+ write_stop_a_fsm <= '1';
+ FSM_WR_NEXT <= WRITE_STOP_WORD_C;
+ if encoder_finished = '1' then
+ write_data_flag_fsm <= '1';
+ end if;
+ fsm_wr_debug_fsm <= x"5";
+--
+ when WRITE_STOP_WORD_C =>
+ write_stop_b_fsm <= '1';
+ FSM_WR_NEXT <= WRITE_STOP_WORD_D;
+ if encoder_finished = '1' then
+ write_data_flag_fsm <= '1';
+ end if;
+ fsm_wr_debug_fsm <= x"5";
+--
+ when WRITE_STOP_WORD_D =>
+ write_stop_b_fsm <= '1';
+ FSM_WR_NEXT <= WRITE_EPOCH_WORD;
+ if encoder_finished = '1' then
+ write_data_flag_fsm <= '1';
+ end if;
+ fsm_wr_debug_fsm <= x"5";
+--
+ when others =>
+ FSM_WR_NEXT <= WRITE_EPOCH_WORD;
+ write_epoch_fsm <= '0';
+ write_data_fsm <= '0';
+ write_stop_a_fsm <= '0';
+ write_stop_b_fsm <= '0';
+ fsm_wr_debug_fsm <= x"0";
+ end case;
+ end process FSM_PROC;
+
+ TriggerWindowFlag : process (CLK_200)
+ begin
+ if rising_edge(CLK_200) then
+ if RESET_200 = '1' then
+ trg_win_end_tdc_flag <= '0';
+ elsif TRG_WIN_END_TDC_IN = '1' then
+ trg_win_end_tdc_flag <= '1';
+ elsif FSM_WR_CURRENT = WRITE_STOP_WORD_D then
+ trg_win_end_tdc_flag <= '0';
+ end if;
+ end if;
+ end process TriggerWindowFlag;
+
+ -- purpose: Generate Fifo Wr Signal
+ FifoWriteSignal : process (CLK_200)
+ begin
+ if rising_edge(CLK_200) then
+ if write_epoch = '1' and EPOCH_WRITE_EN_IN = '1' then
+ ringBuffer_data_in(35 downto 32) <= x"1";
+ ringBuffer_data_in(31 downto 29) <= "011";
+ ringBuffer_data_in(28) <= '0';
+ ringBuffer_data_in(27 downto 0) <= epoch_cntr;
+ ringBuffer_wr_en <= '1';
+ elsif write_data = '1' then
+ ringBuffer_data_in(35 downto 32) <= x"1";
+ ringBuffer_data_in(31) <= '1'; -- data marker
+ ringBuffer_data_in(30 downto 29) <= "00"; -- reserved bits
+ ringBuffer_data_in(28 downto 22) <= std_logic_vector(to_unsigned(CHANNEL_ID, 7)); -- channel number
+ ringBuffer_data_in(21 downto 12) <= encoder_data_out; -- fine time from the encoder
+ ringBuffer_data_in(11) <= edge_type; -- rising '1' or falling '0' edge
+ ringBuffer_data_in(10 downto 0) <= time_stamp_6r; -- hit time stamp
+ ringBuffer_wr_en <= '1';
+ elsif write_stop_a = '1' then
+ ringBuffer_data_in(35 downto 32) <= x"f";
+ ringBuffer_data_in(31 downto 0) <= (others => '0');
+ ringBuffer_wr_en <= '1';
+ elsif write_stop_b = '1' then
+ ringBuffer_data_in(35 downto 32) <= x"0";
+ ringBuffer_data_in(31 downto 0) <= (others => '0');
+ ringBuffer_wr_en <= '1';
+ else
+ ringBuffer_data_in(35 downto 32) <= x"e";
+ ringBuffer_data_in(31 downto 0) <= (others => '0');
+ ringBuffer_wr_en <= '0';
+ end if;
+ end if;
+ end process FifoWriteSignal;
+
+ FIFO_WRITE_OUT <= ringBuffer_wr_en;
+ ENCODER_FINISHED_OUT <= encoder_finished;
+
+-------------------------------------------------------------------------------
+-- Read Stage
+-------------------------------------------------------------------------------
+ -- Determine the next state synchronously, based on the current state and the
+ -- input
+ FSM_DATA_STATE : process (CLK_100)
+ begin
+ if (rising_edge(CLK_100)) then
+ if RESET_100 = '1' then
+ FSM_RD_STATE <= IDLE;
+ else
+
+ case FSM_RD_STATE is
+ when IDLE =>
+ -- if the data readout is triggered by the end of the trigger window
+ if TRG_WIN_END_RDO_IN = '1' then
+ FSM_RD_STATE <= READOUT_DATA_A;
+ -- if the data readout is triggered by full fifo
+ elsif ringBuffer_almost_full_flag = '1' then
+ FSM_RD_STATE <= FLUSH_A;
+ else
+ FSM_RD_STATE <= IDLE;
+ end if;
+ --
+ when FLUSH_A =>
+ FSM_RD_STATE <= FLUSH_D;
+ --
+ when FLUSH_B =>
+ FSM_RD_STATE <= FLUSH_C;
+ --
+ when FLUSH_C =>
+ FSM_RD_STATE <= FLUSH_D;
+ --
+ when FLUSH_D =>
+ -- wait until a readout request and register the last epoch word
+ if TRG_WIN_END_RDO_IN = '1' or trg_win_end_rdo_flag = '1' then
+ FSM_RD_STATE <= READOUT_EPOCH;
+ else
+ FSM_RD_STATE <= FLUSH_D;
+ end if;
+ --
+ when READOUT_EPOCH =>
+ -- first epoch word should be readout
+ FSM_RD_STATE <= READOUT_DATA_A;
+ --
+ when READOUT_DATA_A =>
+ FSM_RD_STATE <= READOUT_DATA_B;
+ --
+ when READOUT_DATA_B =>
+ FSM_RD_STATE <= READOUT_DATA_C;
+ --
+ when READOUT_DATA_C =>
+ -- normal data readout until the end of the readout request
+ if ringBuffer_data_out(35 downto 32) = x"f" then
+ FSM_RD_STATE <= IDLE;
+ else
+ FSM_RD_STATE <= READOUT_DATA_C;
+ end if;
+ --
+ when others =>
+ FSM_RD_STATE <= IDLE;
+ end case;
+ end if;
+ end if;
+ end process FSM_DATA_STATE;
+
+ -- Determine the output based only on the current state and the input (do not wait for a clock
+ -- edge).
+ FSM_DATA_OUTPUT : process (FSM_RD_STATE, TRG_WIN_END_RDO_IN, ringBuffer_data_out, epoch_value)
+ begin
+ trg_win_end_rdo_flag <= trg_win_end_rdo_flag;
+ epoch_value <= epoch_value;
+
+ case FSM_RD_STATE is
+ when IDLE =>
+ fifo_data <= (others => '0');
+ fifo_data_valid <= '0';
+ ringBuffer_rd_data <= '0';
+ fsm_rd_debug <= x"1";
+ when FLUSH_A =>
+ fifo_data <= (others => '0');
+ fifo_data_valid <= '0';
+ ringBuffer_rd_data <= '0';
+ if TRG_WIN_END_RDO_IN = '1' then
+ trg_win_end_rdo_flag <= '1';
+ end if;
+ fsm_rd_debug <= x"2";
+ when FLUSH_B =>
+ fifo_data <= (others => '0');
+ fifo_data_valid <= '0';
+ ringBuffer_rd_data <= '0';
+ if TRG_WIN_END_RDO_IN = '1' then
+ trg_win_end_rdo_flag <= '1';
+ end if;
+ fsm_rd_debug <= x"3";
+ when FLUSH_C =>
+ fifo_data <= (others => '0');
+ fifo_data_valid <= '0';
+ ringBuffer_rd_data <= '0';
+ if TRG_WIN_END_RDO_IN = '1' then
+ trg_win_end_rdo_flag <= '1';
+ end if;
+ fsm_rd_debug <= x"4";
+ when FLUSH_D =>
+ fifo_data <= (others => '0');
+ fifo_data_valid <= '0';
+ ringBuffer_rd_data <= '0';
+ if ringBuffer_data_out(31 downto 29) = "011" then
+ epoch_value <= ringBuffer_data_out;
+ end if;
+ fsm_rd_debug <= x"5";
+ when READOUT_EPOCH =>
+ fifo_data <= epoch_value;
+ fifo_data_valid <= '1';
+ ringBuffer_rd_data <= '1';
+ fsm_rd_debug <= x"6";
+ when READOUT_DATA_A =>
+ fifo_data <= (others => '0');
+ fifo_data_valid <= '0';
+ ringBuffer_rd_data <= '1';
+ trg_win_end_rdo_flag <= '0';
+ fsm_rd_debug <= x"7";
+ when READOUT_DATA_B =>
+ fifo_data <= (others => '0');
+ fifo_data_valid <= '0';
+ ringBuffer_rd_data <= '1';
+ fsm_rd_debug <= x"8";
+ when READOUT_DATA_C =>
+ fifo_data <= ringBuffer_data_out;
+ if ringBuffer_data_out(35 downto 32) = x"0" then
+ fifo_data_valid <= '0';
+ else
+ fifo_data_valid <= '1';
+ end if;
+ ringBuffer_rd_data <= '1';
+ fsm_rd_debug <= x"9";
+ when others =>
+ fifo_data <= (others => '0');
+ fifo_data_valid <= '0';
+ ringBuffer_rd_data <= '0';
+ fsm_rd_debug <= x"0";
+ end case;
+ end process FSM_DATA_OUTPUT;
+
+ FIFO_DATA_OUT <= fifo_data;
+ FIFO_DATA_VALID_OUT <= fifo_data_valid;
+
+-------------------------------------------------------------------------------
+-- DEBUG
+-------------------------------------------------------------------------------
+ --CHANNEL_200_DEBUG_OUT(7 downto 0) <= ringBuffer_data_in(35 downto 28);
+ --CHANNEL_200_DEBUG_OUT(15 downto 8) <= fifo_data(35 downto 28);
+ --CHANNEL_200_DEBUG_OUT(16) <= ringBuffer_wr_en;
+ --CHANNEL_200_DEBUG_OUT(17) <= fifo_data_valid;
+ --CHANNEL_200_DEBUG_OUT(18) <= ringBuffer_rd_en;
+ --CHANNEL_200_DEBUG_OUT(23 downto 19) <= (others => '0');
+ CHANNEL_200_DEBUG_OUT(23 downto 0) <= (others => '0');
+ CHANNEL_200_DEBUG_OUT(27 downto 24) <= fsm_rd_debug;
+ CHANNEL_200_DEBUG_OUT(31 downto 28) <= fsm_wr_debug;
+
+ gen_SIMULATION : if SIMULATION = c_YES generate
+ -- count data written
+ data_cntr : process
+ begin
+ wait until rising_edge(CLK_100);
+ if fifo_data_valid = '1' and fifo_data(31 downto 29) = "100" then
+ data_cnt_event <= data_cnt_event + 1;
+ elsif fifo_data_valid = '1' and fifo_data(31 downto 29) = "011" then
+ epoch_cnt_event <= epoch_cnt_event + 1;
+ elsif TRG_WIN_END_RDO_IN = '1' then
+ data_cnt_event <= 0;
+ epoch_cnt_event <= 0;
+ end if;
+ end process data_cntr;
+
+ process(fifo_data_valid)
+ begin -- process
+ data_cnt_total <= data_cnt_total + data_cnt_event;
+ epoch_cnt_total <= epoch_cnt_total + epoch_cnt_event;
+ end process;
+
+ -- check if data count per event is correct
+ --CheckEpochCounter : process
+ --begin
+ -- wait until falling_edge(fifo_data_valid);
+ -- wait for 1 ns;
+ -- if data_cnt_event /= 30 then
+ -- report "wrong number of hits in channel " & integer'image(CHANNEL_ID) severity error;
+ -- end if;
+ --end process CheckEpochCounter;
+
+ end generate gen_SIMULATION;
+
+end Channel_200;
--- /dev/null
+-------------------------------------------------------------------------------
+-- Title : Encoder 304 bits
+-------------------------------------------------------------------------------
+-- File : Encoder_304_Bit.vhd
+-- Author : Cahit Ugur
+-- Created : 2011-11-28
+-- Last update: 2014-12-04
+-------------------------------------------------------------------------------
+-- Description: Encoder for 304 bits
+-------------------------------------------------------------------------------
+-- Revisions :
+-- Date Version Author Description
+-- 2011-11-28 1.0 ugur Created
+-------------------------------------------------------------------------------
+
+library ieee;
+use ieee.std_logic_unsigned.all;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+library work;
+use work.trb_net_std.all;
+use work.tdc_components.all;
+
+-- synopsys translate_off
+library ecp3;
+use ecp3.components.all;
+-- synopsys translate_on
+
+entity Encoder_304_Bit is
+ port (
+ RESET : in std_logic; -- system reset
+ CLK : in std_logic; -- system clock
+ START_IN : in std_logic;
+ THERMOCODE_IN : in std_logic_vector(303 downto 0);
+ FINISHED_OUT : out std_logic;
+ BINARY_CODE_OUT : out std_logic_vector(9 downto 0);
+ ENCODER_INFO_OUT : out std_logic_vector(1 downto 0);
+ ENCODER_DEBUG : out std_logic_vector(31 downto 0)
+ );
+end Encoder_304_Bit;
+
+architecture behavioral of Encoder_304_Bit is
+
+-------------------------------------------------------------------------------
+-- Component Declarations
+-------------------------------------------------------------------------------
+ component LUT4
+ generic (
+ INIT : std_logic_vector);
+ port (
+ A, B, C, D : in std_ulogic;
+ Z : out std_ulogic);
+ end component;
+
+-------------------------------------------------------------------------------
+-- Signal Declarations
+-------------------------------------------------------------------------------
+ signal P_lut : std_logic_vector(37 downto 0);
+ signal P_one : std_logic_vector(37 downto 0);
+ signal mux_control : std_logic_vector(5 downto 0);
+ signal mux_control_reg : std_logic_vector(5 downto 0);
+ signal mux_control_2reg : std_logic_vector(5 downto 0);
+ signal mux_control_3reg : std_logic_vector(5 downto 0);
+ signal interval_reg : std_logic_vector(8 downto 0);
+ signal interval_binary : std_logic_vector(2 downto 0);
+ signal binary_code_f : std_logic_vector(8 downto 0);
+ signal binary_code_r : std_logic_vector(8 downto 0);
+ signal start_reg : std_logic;
+ signal start_2reg : std_logic;
+ signal address : std_logic_vector(9 downto 0);
+ signal q_reg : std_logic_vector(7 downto 0);
+ signal info : std_logic_vector(1 downto 0);
+ signal info_reg : std_logic_vector(1 downto 0);
+ signal info_2reg : std_logic_vector(1 downto 0);
+--
+ signal conv_finished : std_logic;
+ signal thermocode : std_logic_vector(304 downto 0);
+ signal start_pipeline : std_logic_vector(6 downto 0) := (others => '0');
+
+ attribute syn_keep : boolean;
+ attribute syn_keep of mux_control : signal is true;
+ attribute syn_keep of mux_control_reg : signal is true;
+ attribute syn_keep of mux_control_2reg : signal is true;
+ attribute syn_keep of mux_control_3reg : signal is true;
+-------------------------------------------------------------------------------
+begin
+
+
+ thermocode(304 downto 1) <= THERMOCODE_IN;
+ thermocode(0) <= '1';
+ start_reg <= START_IN when rising_edge(CLK);
+ start_2reg <= start_reg when rising_edge(CLK);
+ mux_control_reg <= mux_control when rising_edge(CLK);
+ mux_control_2reg <= mux_control_reg when rising_edge(CLK);
+ mux_control_3reg <= mux_control_2reg when rising_edge(CLK);
+
+ Interval_Determination_First : LUT4
+ generic map (INIT => X"15A8")
+ port map (A => '1', B => '1', C => THERMOCODE_IN(0), D => START_IN,
+ Z => P_lut(0));
+
+ Interval_Determination : for i in 1 to 37 generate
+ U : LUT4
+ generic map (INIT => X"15A8")
+ port map (A => THERMOCODE_IN(8*i-2), B => THERMOCODE_IN(8*i-1), C => THERMOCODE_IN(8*i), D => START_IN,
+ Z => P_lut(i));
+ end generate Interval_Determination;
+-------------------------------------------------------------------------------
+
+ Gen_P_one : for i in 0 to 36 generate
+ P_one(i) <= P_lut(i) and (not P_lut(i+1)) when rising_edge(CLK);
+ end generate Gen_P_one;
+
+ P_one_assign : process (CLK)
+ begin
+ if rising_edge(CLK) then
+ if START_IN = '0' then
+ P_one(37) <= '0';
+ else
+ P_one(37) <= P_lut(37);
+ end if;
+ end if;
+ end process P_one_assign;
+
+ Interval_Number_to_Binary : process (CLK)
+ begin -- The interval number with the 0-1 transition is converted from 1-of-N code to binary
+ -- code for the control of the MUX.
+ if rising_edge(CLK) then
+ if start_2reg = '1' or start_reg = '1' then
+ mux_control(0) <= P_one(0) or P_one(2) or P_one(4) or P_one(6) or P_one(8) or P_one(10) or
+ P_one(12) or P_one(14) or P_one(16) or P_one(18) or P_one(20) or P_one(22) or
+ P_one(24) or P_one(26) or P_one(28) or P_one(30) or P_one(32) or P_one(34) or
+ P_one(36);
+ mux_control(1) <= P_one(1) or P_one(2) or P_one(5) or P_one(6) or P_one(9) or P_one(10) or
+ P_one(13) or P_one(14) or P_one(17) or P_one(18) or P_one(21) or P_one(22) or
+ P_one(25) or P_one(26) or P_one(29) or P_one(30) or P_one(33) or P_one(34) or
+ P_one(37);
+ mux_control(2) <= P_one(3) or P_one(4) or P_one(5) or P_one(6) or P_one(11) or P_one(12) or
+ P_one(13) or P_one(14) or P_one(19) or P_one(20) or P_one(21) or P_one(22) or
+ P_one(27) or P_one(28) or P_one(29) or P_one(30) or P_one(35) or P_one(36) or
+ P_one(37);
+ mux_control(3) <= P_one(7) or P_one(8) or P_one(9) or P_one(10) or P_one(11) or P_one(12) or
+ P_one(13) or P_one(14) or P_one(23) or P_one(24) or P_one(25) or P_one(26) or
+ P_one(27) or P_one(28) or P_one(29) or P_one(30);
+ mux_control(4) <= P_one(15) or P_one(16) or P_one(17) or P_one(18) or P_one(19) or P_one(20) or
+ P_one(21) or P_one(22) or P_one(23) or P_one(24) or P_one(25) or P_one(26) or
+ P_one(27) or P_one(28) or P_one(29) or P_one(30);
+ mux_control(5) <= P_one(31) or P_one(32) or P_one(33) or P_one(34) or P_one(35) or P_one(36) or
+ P_one(37);
+ else
+ mux_control <= (others => '0');
+ end if;
+ end if;
+ end process Interval_Number_to_Binary;
+
+ Interval_Selection : process (CLK)
+ variable tmp : std_logic_vector(9 downto 1);
+ begin -- The interval with the 0-1 transition is selected.
+ if rising_edge(CLK) then
+ tmp := (others => '0');
+ make_mux : for i in 0 to 37 loop
+ make_mux_2 : for j in 1 to 9 loop
+ tmp(j) := tmp(j) or (thermocode(i*8-1+j) and P_one(i));
+ end loop;
+ end loop;
+ interval_reg <= tmp;
+ end if;
+ end process Interval_Selection;
+
+ The_ROM : entity work.ROM_encoder_3
+ port map (
+ Address => address,
+ OutClock => CLK,
+ OutClockEn => '1',
+ Reset => RESET,
+ Q => q_reg);
+
+ address <= start_2reg & interval_reg;
+ interval_binary <= q_reg(2 downto 0) when rising_edge(CLK);
+ info <= q_reg(7 downto 6) when rising_edge(CLK);
+ info_reg <= info when rising_edge(CLK);
+ info_2reg <= info_reg when rising_edge(CLK);
+
+ Binary_Code_Calculation_rf : process (CLK)
+ begin
+ if rising_edge(CLK) then
+ binary_code_r <= (mux_control_3reg - 1) & interval_binary;
+ binary_code_f <= binary_code_r;
+ end if;
+ end process Binary_Code_Calculation_rf;
+
+ Binary_Code_Calculation : process (CLK)
+ begin
+ if rising_edge(CLK) then
+ if conv_finished = '1' then
+ if info_reg(1) = '1' and info_2reg(1) = '1' then
+ BINARY_CODE_OUT <= ('0' & binary_code_r) + ('0' & binary_code_f);
+ else
+ BINARY_CODE_OUT <= (others => '1');
+ end if;
+ ENCODER_INFO_OUT <= (others => '0'); --info_reg or info_2reg;
+ FINISHED_OUT <= '1';
+ else
+ FINISHED_OUT <= '0';
+ end if;
+ end if;
+ end process Binary_Code_Calculation;
+
+ StartSignalPipeLine : process (CLK)
+ begin
+ if rising_edge(CLK) then
+ start_pipeline <= start_pipeline(5 downto 0) & START_IN;
+ end if;
+ end process StartSignalPipeLine;
+ conv_finished <= start_pipeline(6);
+
+-------------------------------------------------------------------------------
+-- DEBUG
+-------------------------------------------------------------------------------
+
+ --Binary_Code_Calculation : process (CLK, RESET)
+ --begin
+ -- if rising_edge(CLK) then
+ -- if RESET = '1' then
+ -- BINARY_CODE_OUT <= (others => '0');
+ -- FINISHED_OUT <= '0';
+ -- elsif proc_finished_1 = '1' then
+ -- BINARY_CODE_OUT <= address; --'0' & interval_reg;
+ -- FINISHED_OUT <= '1';
+ -- else
+ -- BINARY_CODE_OUT <= (others => '0');
+ -- FINISHED_OUT <= '0';
+ -- end if;
+ -- end if;
+ --end process Binary_Code_Calculation;
+
+ --ENCODER_DEBUG(8 downto 0) <= interval_reg;
+
+end behavioral;
--- /dev/null
+-------------------------------------------------------------------------------
+-- Title : Logic Analyser Signals
+-- Project :
+-------------------------------------------------------------------------------
+-- File : LogicAnalyser.vhd
+-- Author : cugur@gsi.de
+-- Created : 2012-10-26
+-- Last update: 2014-12-04
+-------------------------------------------------------------------------------
+-- Description:
+-------------------------------------------------------------------------------
+
+library IEEE;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+library work;
+use work.trb_net_std.all;
+use work.trb_net_components.all;
+use work.trb3_components.all;
+
+entity LogicAnalyser is
+ generic (
+ CHANNEL_NUMBER : integer range 2 to 64);
+
+ port (
+ CLK : in std_logic;
+ RESET : in std_logic;
+--
+ DATA_IN : in std_logic_vector(3*32-1 downto 0);
+ CONTROL_IN : in std_logic_vector(3 downto 0);
+ DATA_OUT : out std_logic_vector(15 downto 0)
+ );
+
+end LogicAnalyser;
+
+
+architecture behavioral of LogicAnalyser is
+
+ signal mux_out : std_logic_vector(15 downto 0);
+
+begin -- behavioral
+
+-------------------------------------------------------------------------------
+-- Logic Analyser Signals
+-------------------------------------------------------------------------------
+ REG_LOGIC_ANALYSER_OUTPUT : process (CLK, RESET)
+ begin
+ if rising_edge(CLK) then
+ if RESET = '1' then
+ mux_out <= (others => '0');
+ elsif CONTROL_IN = x"1" then -- TRBNET connections debugging
+ mux_out(7 downto 0) <= DATA_IN(7 downto 0); --fsm_debug;
+ mux_out(8) <= DATA_IN(8); --REFERENCE_TIME;
+ mux_out(9) <= DATA_IN(9); --VALID_TIMING_TRG_IN;
+ mux_out(10) <= DATA_IN(10); --VALID_NOTIMING_TRG_IN;
+ mux_out(11) <= DATA_IN(11); --INVALID_TRG_IN;
+ mux_out(12) <= DATA_IN(12); --TRG_DATA_VALID_IN;
+ mux_out(13) <= DATA_IN(13); --data_wr_reg;
+ mux_out(14) <= DATA_IN(14); --data_finished_reg;
+ mux_out(15) <= DATA_IN(15); --trg_release_reg;
+ elsif CONTROL_IN = x"2" then -- Reference channel debugging
+ mux_out <= DATA_IN(31 downto 16); --ref_debug(15 downto 0);
+ elsif CONTROL_IN = x"3" then -- Data out
+ mux_out(7 downto 0) <= DATA_IN(7 downto 0); --fsm_debug;
+ mux_out(8) <= DATA_IN(8); --REFERENCE_TIME;
+ mux_out(9) <= DATA_IN(13); --data_wr_reg;
+ mux_out(15 downto 10) <= DATA_IN(37 downto 32); --data_out_reg(27 downto 22);
+
+ --elsif CONTROL_IN = x"4" then -- channel debugging
+ -- mux_out <= DATA_IN(); --ch_debug(1)(15 downto 0);
+ end if;
+ end if;
+ end process REG_LOGIC_ANALYSER_OUTPUT;
+
+ DATA_OUT <= mux_out;
+
+
+end behavioral;
--- /dev/null
+rom_encoder/ROM_encoder_3.vhd
\ No newline at end of file
--- /dev/null
+-------------------------------------------------------------------------------
+-- Title : Readout Entity
+-- Project :
+-------------------------------------------------------------------------------
+-- File : Readout.vhd
+-- Author : cugur@gsi.de
+-- Created : 2012-10-25
+-- Last update: 2014-12-05
+-------------------------------------------------------------------------------
+-- Description:
+-------------------------------------------------------------------------------
+-- Copyright (c) 2012
+-------------------------------------------------------------------------------
+
+library IEEE;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+library work;
+use work.trb_net_std.all;
+use work.trb_net_components.all;
+use work.trb3_components.all;
+use work.tdc_components.all;
+
+entity Readout is
+ generic (
+ CHANNEL_NUMBER : integer range 2 to 65;
+ STATUS_REG_NR : integer range 0 to 31;
+ TDC_VERSION : std_logic_vector(11 downto 0));
+ port (
+ RESET_100 : in std_logic;
+ RESET_200 : in std_logic;
+ RESET_COUNTERS : in std_logic;
+ CLK_100 : in std_logic;
+ CLK_200 : in std_logic;
+-- from the channels
+ CH_DATA_IN : in std_logic_vector_array_36(0 to CHANNEL_NUMBER);
+ CH_DATA_VALID_IN : in std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ CH_EMPTY_IN : in std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ CH_FULL_IN : in std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ CH_ALMOST_EMPTY_IN : in std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+-- from the endpoint
+ TRG_DATA_VALID_IN : in std_logic;
+ VALID_TIMING_TRG_IN : in std_logic;
+ VALID_NOTIMING_TRG_IN : in std_logic;
+ INVALID_TRG_IN : in std_logic;
+ TMGTRG_TIMEOUT_IN : in std_logic;
+ SPIKE_DETECTED_IN : in std_logic;
+ MULTI_TMG_TRG_IN : in std_logic;
+ SPURIOUS_TRG_IN : in std_logic;
+ TRG_NUMBER_IN : in std_logic_vector(15 downto 0);
+ TRG_CODE_IN : in std_logic_vector(7 downto 0);
+ TRG_INFORMATION_IN : in std_logic_vector(23 downto 0);
+ TRG_TYPE_IN : in std_logic_vector(3 downto 0);
+ DATA_LIMIT_IN : in unsigned(7 downto 0);
+-- to the endpoint
+ TRG_RELEASE_OUT : out std_logic;
+ TRG_STATUSBIT_OUT : out std_logic_vector(31 downto 0);
+ DATA_OUT : out std_logic_vector(31 downto 0);
+ DATA_WRITE_OUT : out std_logic;
+ DATA_FINISHED_OUT : out std_logic;
+-- to the channels
+ READ_EN_OUT : out std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+-- trigger window settings
+ TRG_WIN_PRE_IN : in std_logic_vector(10 downto 0);
+ TRG_WIN_POST_IN : in std_logic_vector(10 downto 0);
+ TRG_WIN_EN_IN : in std_logic;
+-- from the trigger handler
+ TRG_WIN_END_TDC_IN : in std_logic;
+ TRG_WIN_END_RDO_IN : in std_logic;
+ TRG_TDC_IN : in std_logic;
+ TRG_TIME_IN : in std_logic_vector(38 downto 0);
+-- miscellaneous
+ COARSE_COUNTER_IN : in std_logic_vector(10 downto 0);
+ EPOCH_COUNTER_IN : in std_logic_vector(27 downto 0);
+ DEBUG_MODE_EN_IN : in std_logic;
+ STATUS_REGISTERS_BUS_OUT : out std_logic_vector_array_32(0 to STATUS_REG_NR-1);
+ READOUT_DEBUG : out std_logic_vector(31 downto 0);
+ REFERENCE_TIME : in std_logic
+ );
+end entity Readout;
+
+architecture behavioral of Readout is
+
+-------------------------------------------------------------------------------
+-- Signal Declarations
+-------------------------------------------------------------------------------
+
+ -- slow control
+ signal slow_control_ch_empty : std_logic_vector(63 downto 0);
+ -- trigger window
+ signal trg_win_pre : unsigned(10 downto 0);
+ signal trg_win_post : unsigned(10 downto 0);
+ signal trg_win_en : std_logic;
+ signal trg_time : std_logic_vector(38 downto 0);
+ signal TW_pre : std_logic_vector(38 downto 0);
+ signal TW_post : std_logic_vector(38 downto 0);
+ signal trg_win_l : std_logic;
+ signal trg_win_r : std_logic;
+ signal start_trg_win_cnt : std_logic := '0';
+ signal start_trg_win_cnt_200_p : std_logic;
+ signal trg_win_cnt : std_logic_vector(11 downto 0);
+ signal trg_win_end_200 : std_logic := '0';
+ signal trg_win_end_200_p : std_logic;
+ signal trg_win_end_100_p : std_logic;
+ signal trg_win_end_100_r : std_logic;
+ signal trg_win_end_100_2r : std_logic;
+ signal trg_win_end_100_3r : std_logic;
+ signal trg_win_end_100_4r : std_logic;
+ -- channel signals
+ signal ch_data_r : std_logic_vector_array_36(0 to CHANNEL_NUMBER);
+ signal ch_data_2r : std_logic_vector_array_36(0 to CHANNEL_NUMBER);
+ signal ch_data_3r : std_logic_vector_array_36(0 to CHANNEL_NUMBER);
+-- signal ch_data_4r : std_logic_vector_array_36(0 to CHANNEL_NUMBER);
+ signal ch_data_4r : std_logic_vector(31 downto 0);
+ signal ch_empty_r : std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ signal ch_empty_2r : std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ signal ch_empty_3r : std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ signal ch_empty_4r : std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ signal ch_hit_time : std_logic_vector(38 downto 0);
+ signal ch_epoch_cntr : std_logic_vector(27 downto 0);
+ signal buffer_transfer_done : std_logic;
+ signal buffer_transfer_done_r : std_logic;
+ signal buffer_transfer_done_2r : std_logic;
+ -- readout fsm
+ type FSM_READ is (IDLE, WAIT_FOR_TRG_WIND_END, RD_CH, WAIT_FOR_DATA_FINISHED, WAIT_FOR_LVL1_TRG_A,
+ WAIT_FOR_LVL1_TRG_B, WAIT_FOR_LVL1_TRG_C, SEND_STATUS, SEND_TRG_RELEASE_A,
+ SEND_TRG_RELEASE_B, SEND_TRG_RELEASE_C, WAIT_FOR_BUFFER_TRANSFER);
+ signal RD_CURRENT : FSM_READ := IDLE;
+ signal RD_NEXT : FSM_READ;
+ type FSM_WRITE is (IDLE, WR_CH, WAIT_A, WAIT_B, WAIT_C, WAIT_D);
+ signal WR_CURRENT : FSM_WRITE := IDLE;
+ signal WR_NEXT : FSM_WRITE;
+ signal start_trg_win_cnt_fsm : std_logic;
+ signal rd_fsm_debug_fsm : std_logic_vector(3 downto 0);
+ signal wr_fsm_debug_fsm : std_logic_vector(3 downto 0);
+ signal rd_en_fsm : std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ signal data_finished_fsm : std_logic;
+ signal wr_finished_fsm : std_logic;
+ signal trg_release_fsm : std_logic;
+ signal wr_header_fsm : std_logic;
+ signal wr_trailer_fsm : std_logic;
+ signal wr_ch_data_fsm : std_logic;
+ signal wr_status_fsm : std_logic;
+ signal wrong_readout_fsm : std_logic;
+ signal wrong_readout : std_logic;
+ signal wr_number_fsm : unsigned(7 downto 0);
+ signal wr_number : unsigned(7 downto 0);
+ signal fifo_nr_rd_fsm : integer range 0 to CHANNEL_NUMBER := 0;
+ signal fifo_nr_wr_fsm : integer range 0 to CHANNEL_NUMBER := 0;
+ signal buf_delay_fsm : integer range 0 to 63 := 0;
+ signal buf_delay : integer range 0 to 63 := 0;
+-- signal isLastTriggerNoTiming : std_logic := '0';
+-- signal wr_trailer_fsm : std_logic;
+ signal idle_fsm : std_logic;
+ signal readout_fsm : std_logic;
+ signal wait_fsm : std_logic;
+ -- fifo number
+ type Std_Logic_8_array is array (0 to 8) of std_logic_vector(3 downto 0);
+ signal empty_channels : std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ signal fifo_nr_rd : integer range 0 to CHANNEL_NUMBER := 0;
+ signal fifo_nr_wr : integer range 0 to CHANNEL_NUMBER := 0;
+ signal fifo_nr_wr_r : integer range 0 to CHANNEL_NUMBER := 0;
+ signal fifo_nr_wr_2r : integer range 0 to CHANNEL_NUMBER := 0;
+ signal fifo_nr_wr_3r : integer range 0 to CHANNEL_NUMBER := 0;
+ -- fifo read
+ signal rd_en : std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ -- data mux
+ signal start_write : std_logic := '0';
+ signal wr_header : std_logic;
+ signal wr_ch_data : std_logic;
+ signal wr_ch_data_r : std_logic;
+ signal wr_status : std_logic;
+ signal wr_trailer : std_logic;
+ signal wr_info : std_logic;
+ signal wr_time : std_logic;
+ signal wr_epoch : std_logic;
+ signal stop_status : std_logic;
+ -- to endpoint
+ signal data_out_r : std_logic_vector(31 downto 0);
+ signal data_wr_r : std_logic;
+ signal data_finished : std_logic;
+ signal wr_finished : std_logic;
+ signal trg_release : std_logic;
+ signal trg_statusbit : std_logic_vector(31 downto 0) := (others => '0');
+ -- statistics
+ signal trg_number : unsigned(23 downto 0) := (others => '0');
+ signal release_number : unsigned(23 downto 0) := (others => '0');
+ signal valid_tmg_trg_number : unsigned(23 downto 0) := (others => '0');
+ signal valid_NOtmg_trg_number : unsigned(23 downto 0) := (others => '0');
+ signal invalid_trg_number : unsigned(23 downto 0) := (others => '0');
+ signal multi_tmg_trg_number : unsigned(23 downto 0) := (others => '0');
+ signal spurious_trg_number : unsigned(23 downto 0) := (others => '0');
+ signal wrong_readout_number : unsigned(23 downto 0) := (others => '0');
+ signal spike_number : unsigned(23 downto 0) := (others => '0');
+ signal timeout_number : unsigned(23 downto 0) := (others => '0');
+ signal total_empty_channel : unsigned(23 downto 0) := (others => '0');
+ signal idle_time : unsigned(23 downto 0) := (others => '0');
+ signal readout_time : unsigned(23 downto 0) := (others => '0');
+ signal wait_time : unsigned(23 downto 0) := (others => '0');
+ signal finished_number : unsigned(23 downto 0) := (others => '0');
+ signal valid_timing_trg_p : std_logic;
+ signal valid_notiming_trg_p : std_logic;
+ signal invalid_trg_p : std_logic;
+ signal multi_tmg_trg_p : std_logic;
+ signal spurious_trg_p : std_logic;
+ signal spike_detected_p : std_logic;
+ signal timeout_detected_p : std_logic;
+ signal idle_time_up : std_logic;
+ signal readout_time_up : std_logic;
+ signal wait_time_up : std_logic;
+ signal wrong_readout_up : std_logic;
+ signal finished : std_logic;
+ -- debug
+ signal header_error_bits : std_logic_vector(15 downto 0);
+ signal trailer_error_bits : std_logic_vector(15 downto 0);
+ signal ch_full : std_logic;
+ signal rd_fsm_debug : std_logic_vector(3 downto 0);
+ signal rd_fsm_debug_r : std_logic_vector(3 downto 0);
+ signal history_rd_fsm : std_logic_vector(31 downto 0) := (others => '0');
+ signal wr_fsm_debug : std_logic_vector(3 downto 0);
+ signal wr_fsm_debug_r : std_logic_vector(3 downto 0);
+ signal history_wr_fsm : std_logic_vector(31 downto 0) := (others => '0');
+ signal status_registers_bus : std_logic_vector(31 downto 0);
+
+begin -- behavioral
+
+ trg_win_pre <= unsigned(TRG_WIN_PRE_IN);
+ trg_win_post <= unsigned(TRG_WIN_POST_IN);
+ trg_win_en <= TRG_WIN_EN_IN when rising_edge(CLK_100);
+
+-------------------------------------------------------------------------------
+-- Trigger window
+-------------------------------------------------------------------------------
+-- Trigger window borders
+ TrigWinCalculation : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ TW_pre <= std_logic_vector(unsigned(trg_time)-trg_win_pre);
+ TW_post <= std_logic_vector(unsigned(trg_time)+trg_win_post);
+ end if;
+ end process TrigWinCalculation;
+
+-- Trigger Time Determination
+ DefineTriggerTime : process (CLK_200)
+ begin
+ if rising_edge(CLK_200) then
+ if RESET_200 = '1' then
+ trg_time <= (others => '0');
+ elsif TRG_TDC_IN = '1' then
+ trg_time <= TRG_TIME_IN;
+ end if;
+ end if;
+ end process DefineTriggerTime;
+
+-- Channel Hit Time Determination
+ ChannelHitTime : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if ch_data_r(fifo_nr_wr)(35 downto 32) = x"1" and ch_data_r(fifo_nr_wr)(31 downto 29) = "011" then
+ ch_epoch_cntr <= ch_data_r(fifo_nr_wr)(27 downto 0);
+ end if;
+
+ if ch_data_r(fifo_nr_wr)(35 downto 32) = x"1" and ch_data_r(fifo_nr_wr)(31) = '1' then
+ ch_hit_time <= ch_epoch_cntr& ch_data_r(fifo_nr_wr)(10 downto 0);
+ elsif ch_data_r(fifo_nr_wr)(35 downto 32) = x"1" and ch_data_r(fifo_nr_wr)(31 downto 29) = "011" then
+ ch_hit_time <= (others => '0');
+ end if;
+ end if;
+ end process ChannelHitTime;
+
+-- Controls if the data coming from the channel is greater than the trigger window pre-edge
+ Check_Trigger_Win_Left : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if unsigned(TW_pre) <= unsigned(ch_hit_time) then
+ trg_win_l <= '1';
+ else
+ trg_win_l <= '0';
+ end if;
+ end if;
+ end process Check_Trigger_Win_Left;
+
+-- Controls if the data coming from the channel is smaller than the trigger window post-edge
+ Check_Trigger_Win_Right : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if unsigned(ch_hit_time) <= unsigned(TW_post) then
+ trg_win_r <= '1';
+ else
+ trg_win_r <= '0';
+ end if;
+ end if;
+ end process Check_Trigger_Win_Right;
+
+-------------------------------------------------------------------------------
+-- Readout
+-------------------------------------------------------------------------------
+ --LastTriggerNoTiming : process (CLK_100) is
+ --begin
+ -- if rising_edge(CLK_100) then -- rising clock edge
+ -- if TRG_DATA_VALID_IN = '1' then
+ -- isLastTriggerNoTiming <= TRG_TYPE_IN(3);
+ -- end if;
+ -- end if;
+ --end process LastTriggerNoTiming;
+
+-- Readout fsm
+ RD_FSM_CLK : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_100 = '1' then
+ RD_CURRENT <= IDLE;
+ fifo_nr_rd <= 0;
+ else
+ RD_CURRENT <= RD_NEXT;
+ rd_en <= rd_en_fsm;
+ wr_header <= wr_header_fsm;
+ wr_trailer <= wr_trailer_fsm;
+ wr_status <= wr_status_fsm;
+ data_finished <= data_finished_fsm;
+ trg_release <= trg_release_fsm;
+ buf_delay <= buf_delay_fsm;
+ wrong_readout <= wrong_readout_fsm;
+ idle_time_up <= idle_fsm;
+ readout_time_up <= readout_fsm;
+ wait_time_up <= wait_fsm;
+ fifo_nr_rd <= fifo_nr_rd_fsm;
+ rd_fsm_debug <= rd_fsm_debug_fsm;
+ buffer_transfer_done <= and_all(CH_EMPTY_IN);
+ buffer_transfer_done_r <= buffer_transfer_done;
+ buffer_transfer_done_2r <= buffer_transfer_done_r;
+ end if;
+ end if;
+ end process RD_FSM_CLK;
+ READ_EN_OUT <= rd_en;
+
+ RD_FSM_PROC : process (RD_CURRENT, VALID_TIMING_TRG_IN, VALID_NOTIMING_TRG_IN, TRG_DATA_VALID_IN,
+ INVALID_TRG_IN, TMGTRG_TIMEOUT_IN, TRG_TYPE_IN, finished,
+ SPURIOUS_TRG_IN, stop_status, DEBUG_MODE_EN_IN, fifo_nr_rd,
+ TRG_WIN_END_RDO_IN, buf_delay, CH_EMPTY_IN, CLK_100, buffer_transfer_done_2r)
+ begin
+
+ rd_en_fsm <= (others => '0');
+ wr_header_fsm <= '0';
+ wr_trailer_fsm <= '0';
+ data_finished_fsm <= '0';
+ trg_release_fsm <= '0';
+ wrong_readout_fsm <= wrong_readout;
+ idle_fsm <= '0';
+ readout_fsm <= '0';
+ wait_fsm <= '0';
+ wr_status_fsm <= '0';
+ buf_delay_fsm <= 0;
+ fifo_nr_rd_fsm <= fifo_nr_rd;
+ rd_fsm_debug_fsm <= x"0";
+ RD_NEXT <= RD_CURRENT;
+
+ case (RD_CURRENT) is
+ when IDLE =>
+ if VALID_TIMING_TRG_IN = '1' then -- physical trigger
+ RD_NEXT <= WAIT_FOR_TRG_WIND_END;
+ wr_header_fsm <= '1';
+ --if isLastTriggerNoTiming = '1' then
+ -- wrong_readout_fsm <= '1';
+ --end if;
+ readout_fsm <= '1';
+ elsif VALID_NOTIMING_TRG_IN = '1' then
+ if TRG_TYPE_IN = x"E" then -- status trigger
+ wr_header_fsm <= '1';
+ RD_NEXT <= SEND_STATUS;
+ elsif TRG_TYPE_IN = x"D" then -- tdc calibration trigger
+ RD_NEXT <= WAIT_FOR_TRG_WIND_END;
+ wr_header_fsm <= '1';
+ readout_fsm <= '1';
+ else -- the other triggers
+ RD_NEXT <= SEND_TRG_RELEASE_A;
+ data_finished_fsm <= '1';
+ end if;
+ elsif INVALID_TRG_IN = '1' then -- invalid trigger
+ RD_NEXT <= SEND_TRG_RELEASE_A;
+ data_finished_fsm <= '1';
+ end if;
+ idle_fsm <= '1';
+ rd_fsm_debug_fsm <= x"1";
+
+ when WAIT_FOR_TRG_WIND_END =>
+ if TRG_WIN_END_RDO_IN = '1' then
+ RD_NEXT <= WAIT_FOR_BUFFER_TRANSFER;
+ end if;
+ wait_fsm <= '1';
+ rd_fsm_debug_fsm <= x"2";
+
+ when WAIT_FOR_BUFFER_TRANSFER => -- the data from channel fifo is written to the buffer
+ if buffer_transfer_done_2r = '0' or buf_delay = 63 then
+ RD_NEXT <= RD_CH;
+ else
+ buf_delay_fsm <= buf_delay+ 1;
+ end if;
+ rd_fsm_debug_fsm <= x"3";
+
+ when RD_CH =>
+ if CH_EMPTY_IN(fifo_nr_rd) = '0' then -- read from channel if not empty
+ rd_en_fsm(fifo_nr_rd) <= '1';
+ fifo_nr_rd_fsm <= fifo_nr_rd;
+ elsif fifo_nr_rd = CHANNEL_NUMBER-1 then -- the last channel
+ rd_en_fsm(fifo_nr_rd) <= '0';
+ if DEBUG_MODE_EN_IN = '1' then -- send status after channel data
+ RD_NEXT <= SEND_STATUS;
+ else
+ RD_NEXT <= WAIT_FOR_LVL1_TRG_A;
+ end if;
+ else -- go to the next channel
+ fifo_nr_rd_fsm <= fifo_nr_rd + 1 after 10 ps;
+ end if;
+ readout_fsm <= '1';
+ rd_fsm_debug_fsm <= x"4";
+
+ when WAIT_FOR_LVL1_TRG_A => -- wait for trigger data valid
+ if TRG_DATA_VALID_IN = '1' then
+ RD_NEXT <= WAIT_FOR_LVL1_TRG_B;
+ elsif TMGTRG_TIMEOUT_IN = '1' then
+ RD_NEXT <= SEND_TRG_RELEASE_A;
+ data_finished_fsm <= '1';
+ end if;
+ wait_fsm <= '1';
+ rd_fsm_debug_fsm <= x"6";
+
+ when WAIT_FOR_LVL1_TRG_B =>
+ RD_NEXT <= WAIT_FOR_LVL1_TRG_C;
+ wait_fsm <= '1';
+ rd_fsm_debug_fsm <= x"7";
+
+ when WAIT_FOR_LVL1_TRG_C =>
+ if SPURIOUS_TRG_IN = '1' then
+ wrong_readout_fsm <= '1';
+-- wr_trailer_fsm <= '1';
+ end if;
+ RD_NEXT <= SEND_TRG_RELEASE_A;
+ wait_fsm <= '1';
+ rd_fsm_debug_fsm <= x"8";
+
+ when SEND_STATUS =>
+ if stop_status = '1' then
+ if DEBUG_MODE_EN_IN = '1' then
+ RD_NEXT <= WAIT_FOR_LVL1_TRG_A;
+ else
+ RD_NEXT <= SEND_TRG_RELEASE_A;
+ data_finished_fsm <= '1';
+ end if;
+ else
+ wr_status_fsm <= '1';
+ end if;
+ readout_fsm <= '1';
+ rd_fsm_debug_fsm <= x"9";
+
+ when SEND_TRG_RELEASE_A =>
+ RD_NEXT <= SEND_TRG_RELEASE_B;
+ fifo_nr_rd_fsm <= 0;
+ readout_fsm <= '1';
+ rd_fsm_debug_fsm <= x"A";
+
+ when SEND_TRG_RELEASE_B =>
+ RD_NEXT <= SEND_TRG_RELEASE_C;
+ data_finished_fsm <= '1';
+ readout_fsm <= '1';
+ rd_fsm_debug_fsm <= x"B";
+
+ when SEND_TRG_RELEASE_C =>
+ RD_NEXT <= IDLE;
+ trg_release_fsm <= '1';
+ wrong_readout_fsm <= '0';
+ readout_fsm <= '1';
+ rd_fsm_debug_fsm <= x"C";
+
+ when others =>
+ RD_NEXT <= IDLE;
+ rd_fsm_debug_fsm <= x"F";
+ end case;
+ end process RD_FSM_PROC;
+
+
+ --purpose: FSM for writing data to endpoint buffer
+ WR_FSM_CLK : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_100 = '1' then
+ WR_CURRENT <= IDLE;
+ else
+ WR_CURRENT <= WR_NEXT;
+ wr_ch_data <= wr_ch_data_fsm;
+ wr_number <= wr_number_fsm;
+ fifo_nr_wr <= fifo_nr_wr_fsm;
+ wr_finished <= wr_finished_fsm;
+ wr_fsm_debug <= wr_fsm_debug_fsm;
+ start_write <= or_all(CH_DATA_VALID_IN);
+ end if;
+ end if;
+ end process WR_FSM_CLK;
+
+ WR_FSM : process (WR_CURRENT, wr_number, fifo_nr_wr, DATA_LIMIT_IN, start_write, CH_DATA_VALID_IN,
+ ch_data_2r)
+
+ begin
+
+ WR_NEXT <= WR_CURRENT;
+ wr_ch_data_fsm <= '0';
+ wr_number_fsm <= (others => '0');
+ fifo_nr_wr_fsm <= 0;
+ wr_finished_fsm <= '0';
+
+ case (WR_CURRENT) is
+ when IDLE =>
+ if start_write = '1' then
+ fifo_nr_wr_fsm <= 0;
+ WR_NEXT <= WR_CH;
+ end if;
+ wr_fsm_debug_fsm <= x"1";
+--
+ when WR_CH =>
+ if ch_data_2r(fifo_nr_wr)(35 downto 32) /= x"f" then
+ if wr_number >= DATA_LIMIT_IN then
+ wr_ch_data_fsm <= '0';
+ else
+ wr_ch_data_fsm <= '1';
+ end if;
+ wr_number_fsm <= wr_number + to_unsigned(1, 8);
+ fifo_nr_wr_fsm <= fifo_nr_wr;
+ --wr_fsm_debug_fsm <= x"4";
+ elsif CH_DATA_VALID_IN(fifo_nr_wr) = '1' then
+ wr_number_fsm <= wr_number;
+ fifo_nr_wr_fsm <= fifo_nr_wr;
+ --wr_fsm_debug_fsm <= x"6";
+ elsif fifo_nr_wr = CHANNEL_NUMBER-1 then
+ wr_number_fsm <= (others => '0');
+ wr_finished_fsm <= '1';
+ WR_NEXT <= IDLE;
+ --wr_fsm_debug_fsm <= x"5";
+ else
+ wr_number_fsm <= (others => '0');
+ fifo_nr_wr_fsm <= fifo_nr_wr + 1;
+ WR_NEXT <= WAIT_A;
+ --wr_fsm_debug_fsm <= x"7";
+ end if;
+ wr_fsm_debug_fsm <= x"2";
+--
+ when WAIT_A =>
+ WR_NEXT <= WAIT_B;
+ fifo_nr_wr_fsm <= fifo_nr_wr;
+ wr_fsm_debug_fsm <= x"3";
+--
+ when WAIT_B =>
+ WR_NEXT <= WR_CH; --WAIT_C;
+ fifo_nr_wr_fsm <= fifo_nr_wr;
+ wr_fsm_debug_fsm <= x"3";
+--
+ when WAIT_C =>
+ WR_NEXT <= WAIT_D;
+ fifo_nr_wr_fsm <= fifo_nr_wr;
+ wr_fsm_debug_fsm <= x"3";
+--
+ when WAIT_D =>
+ WR_NEXT <= WR_CH;
+ fifo_nr_wr_fsm <= fifo_nr_wr;
+ wr_fsm_debug_fsm <= x"3";
+--
+ when others =>
+ WR_NEXT <= IDLE;
+ wr_fsm_debug_fsm <= x"F";
+
+ end case;
+ end process WR_FSM;
+
+ fifo_nr_wr_r <= fifo_nr_wr when rising_edge(CLK_100);
+ fifo_nr_wr_2r <= fifo_nr_wr_r when rising_edge(CLK_100);
+ fifo_nr_wr_3r <= fifo_nr_wr_2r when rising_edge(CLK_100);
+ wr_ch_data_r <= wr_ch_data when rising_edge(CLK_100);
+
+-------------------------------------------------------------------------------
+-- Data out mux
+-------------------------------------------------------------------------------
+ -- Trigger window selection
+ TriggerWindowElimination : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if ch_data_3r(fifo_nr_wr_r)(35 downto 32) = x"1" and ch_data_3r(fifo_nr_wr_r)(31) = '1' then --DATA word
+ if TRG_WIN_EN_IN = '1' then -- trigger window enabled
+ --elsif (TW_pre(10) = '1' and ref_time_coarse(10) = '0') or (TW_post(10) = '0' and ref_time_coarse(10) = '1') then -- if one of the trigger window edges has an overflow
+ -- if (trg_win_l = '0' and trg_win_r = '1') or (trg_win_l = '1' and trg_win_r = '0') then
+ -- ch_data_4r <= ch_data_3r(fifo_nr);
+ -- data_wr_r <= '1';
+ -- else
+ -- ch_data_4r <= (others => '1');
+ -- data_wr_r <= '0';
+ -- end if;
+ if trg_win_l = '1' and trg_win_r = '1' then -- if both of the trigger window edges are in the coarse counter boundries
+ ch_data_4r <= ch_data_3r(fifo_nr_wr_r)(31 downto 0);
+ elsif trg_win_r = '0' then -- any hit that might come after the trigger window
+ ch_data_4r <= (others => '0');
+ --else
+ -- ch_data_4r <= (others => '0');
+ end if;
+ else
+ ch_data_4r <= ch_data_3r(fifo_nr_wr_r)(31 downto 0);
+ end if;
+ else
+ ch_data_4r <= ch_data_3r(fifo_nr_wr_r)(31 downto 0);
+ end if;
+ end if;
+ end process TriggerWindowElimination;
+
+
+ Data_Out_MUX : process (CLK_100)
+ variable i : integer := 0;
+ begin
+ if rising_edge(CLK_100) then
+ if wr_header = '1' then
+ data_out_r <= "001" & "0" & TRG_TYPE_IN & TRG_CODE_IN & header_error_bits;
+ stop_status <= '0';
+ elsif wr_ch_data_r = '1' then
+ data_out_r <= ch_data_4r;
+ stop_status <= '0';
+ elsif wr_status = '1' then
+ case i is
+ when 0 => data_out_r <= "010" & "00000" & std_logic_vector(trg_number);
+ when 1 => data_out_r <= "010" & "00001" & std_logic_vector(release_number);
+ when 2 => data_out_r <= "010" & "00010" & std_logic_vector(valid_tmg_trg_number);
+ when 3 => data_out_r <= "010" & "00011" & std_logic_vector(valid_NOtmg_trg_number);
+ when 4 => data_out_r <= "010" & "00100" & std_logic_vector(invalid_trg_number);
+ when 5 => data_out_r <= "010" & "00101" & std_logic_vector(multi_tmg_trg_number);
+ when 6 => data_out_r <= "010" & "00110" & std_logic_vector(spurious_trg_number);
+ when 7 => data_out_r <= "010" & "00111" & std_logic_vector(wrong_readout_number);
+ when 8 => data_out_r <= "010" & "01000" & std_logic_vector(spike_number);
+ when 9 => data_out_r <= "010" & "01001" & std_logic_vector(idle_time);
+ when 10 => data_out_r <= "010" & "01010" & std_logic_vector(wait_time);
+ when 11 => data_out_r <= "010" & "01011" & std_logic_vector(total_empty_channel);
+ when 12 => data_out_r <= "010" & "01100" & std_logic_vector(readout_time);
+ stop_status <= '1';
+ when 13 => data_out_r <= "010" & "01101" & std_logic_vector(timeout_number);
+ i := -1;
+ when others => null;
+ end case;
+ i := i+1;
+ --elsif wr_trailer = '1' then
+ -- data_out_r <= "011" & "0000000000000" & trailer_error_bits;
+ -- data_wr_r <= '1';
+ -- stop_status<= '0';
+ else
+ data_out_r <= (others => '1');
+ stop_status <= '0';
+ end if;
+ end if;
+ end process Data_Out_MUX;
+
+ wr_info <= wr_header or wr_status when rising_edge(CLK_100);
+ wr_time <= wr_ch_data_r and ch_data_4r(31) when rising_edge(CLK_100);
+ wr_epoch <= wr_ch_data_r and not data_out_r(31) and data_out_r(30) and data_out_r(29) and ch_data_4r(31);
+
+ -- and not (and_all(ch_data_4r(31 downto 29)))
+
+
+ DATA_OUT <= data_out_r;
+ DATA_WRITE_OUT <= wr_info or wr_time or wr_epoch; --data_wr_r;
+ DATA_FINISHED_OUT <= data_finished;
+ TRG_RELEASE_OUT <= trg_release;
+ trg_statusbit(23) <= wrong_readout when rising_edge(CLK_100);
+ TRG_STATUSBIT_OUT <= trg_statusbit;
+ READOUT_DEBUG(3 downto 0) <= rd_fsm_debug;
+ READOUT_DEBUG(7 downto 4) <= wr_fsm_debug;
+ READOUT_DEBUG(8) <= data_wr_r;
+ READOUT_DEBUG(9) <= finished;
+ READOUT_DEBUG(10) <= trg_release;
+ READOUT_DEBUG(16 downto 11) <= data_out_r(27 downto 22);
+ READOUT_DEBUG(31 downto 17) <= (others => '0');
+
+ -- Error, warning bits set in the header
+ header_error_bits(15 downto 3) <= (others => '0');
+ header_error_bits(0) <= '0';
+--header_error_bits(0) <= lost_hit; -- if there is at least one lost hit (can be more if the FIFO is full).
+ header_error_bits(1) <= '0'; -- ch_full;
+ header_error_bits(2) <= '0';
+
+ -- Error, warning bits set in the trailer
+ trailer_error_bits <= (others => '0');
+ -- trailer_error_bits (0) <= wrong_readout; -- if there is a wrong readout because of a spurious timing trigger
+
+ ch_full <= or_all(CH_FULL_IN);
+
+
+
+-------------------------------------------------------------------------------
+-- Debug and statistics words
+-------------------------------------------------------------------------------
+
+ edge_to_pulse_1 : edge_to_pulse
+ port map (
+ clock => CLK_100,
+ en_clk => '1',
+ signal_in => VALID_TIMING_TRG_IN,
+ pulse => valid_timing_trg_p);
+
+ edge_to_pulse_2 : edge_to_pulse
+ port map (
+ clock => CLK_100,
+ en_clk => '1',
+ signal_in => VALID_NOTIMING_TRG_IN,
+ pulse => valid_notiming_trg_p);
+
+ edge_to_pulse_3 : edge_to_pulse
+ port map (
+ clock => CLK_100,
+ en_clk => '1',
+ signal_in => INVALID_TRG_IN,
+ pulse => invalid_trg_p);
+
+ edge_to_pulse_4 : edge_to_pulse
+ port map (
+ clock => CLK_100,
+ en_clk => '1',
+ signal_in => MULTI_TMG_TRG_IN,
+ pulse => multi_tmg_trg_p);
+
+ edge_to_pulse_5 : edge_to_pulse
+ port map (
+ clock => CLK_100,
+ en_clk => '1',
+ signal_in => SPURIOUS_TRG_IN,
+ pulse => spurious_trg_p);
+
+ edge_to_pulse_6 : edge_to_pulse
+ port map (
+ clock => CLK_100,
+ en_clk => '1',
+ signal_in => SPIKE_DETECTED_IN,
+ pulse => spike_detected_p);
+
+ edge_to_pulse_7 : edge_to_pulse
+ port map (
+ clock => CLK_100,
+ en_clk => '1',
+ signal_in => TMGTRG_TIMEOUT_IN,
+ pulse => timeout_detected_p);
+
+-- Internal trigger number counter (only valid triggers)
+ Statistics_Trigger_Number : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_COUNTERS = '1' then
+ trg_number <= (others => '0');
+ elsif valid_timing_trg_p = '1' or valid_notiming_trg_p = '1' then
+ trg_number <= trg_number + to_unsigned(1, 1);
+ end if;
+ end if;
+ end process Statistics_Trigger_Number;
+
+-- Internal release number counter
+ Statistics_Release_Number : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_COUNTERS = '1' then
+ release_number <= (others => '0');
+ elsif trg_release = '1' then
+ release_number <= release_number + to_unsigned(1, 1);
+ end if;
+ end if;
+ end process Statistics_Release_Number;
+
+-- Internal valid timing trigger number counter
+ Statistics_Valid_Timing_Trigger_Number : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_COUNTERS = '1' then
+ valid_tmg_trg_number <= (others => '0');
+ elsif valid_timing_trg_p = '1' then
+ valid_tmg_trg_number <= valid_tmg_trg_number + to_unsigned(1, 1);
+ end if;
+ end if;
+ end process Statistics_Valid_Timing_Trigger_Number;
+
+-- Internal valid NOtiming trigger number counter
+ Statistics_Valid_NoTiming_Trigger_Number : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_COUNTERS = '1' then
+ valid_NOtmg_trg_number <= (others => '0');
+ elsif valid_notiming_trg_p = '1' then
+ valid_NOtmg_trg_number <= valid_NOtmg_trg_number + to_unsigned(1, 1);
+ end if;
+ end if;
+ end process Statistics_Valid_NoTiming_Trigger_Number;
+
+-- Internal invalid trigger number counter
+ Statistics_Invalid_Trigger_Number : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_COUNTERS = '1' then
+ invalid_trg_number <= (others => '0');
+ elsif invalid_trg_p = '1' then
+ invalid_trg_number <= invalid_trg_number + to_unsigned(1, 1);
+ end if;
+ end if;
+ end process Statistics_Invalid_Trigger_Number;
+
+-- Internal multi timing trigger number counter
+ Statistics_Multi_Timing_Trigger_Number : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_COUNTERS = '1' then
+ multi_tmg_trg_number <= (others => '0');
+ elsif multi_tmg_trg_p = '1' then
+ multi_tmg_trg_number <= multi_tmg_trg_number + to_unsigned(1, 1);
+ end if;
+ end if;
+ end process Statistics_Multi_Timing_Trigger_Number;
+
+-- Internal spurious trigger number counter
+ Statistics_Spurious_Trigger_Number : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_COUNTERS = '1' then
+ spurious_trg_number <= (others => '0');
+ elsif spurious_trg_p = '1' then
+ spurious_trg_number <= spurious_trg_number + to_unsigned(1, 1);
+ end if;
+ end if;
+ end process Statistics_Spurious_Trigger_Number;
+
+ wrongReadoutUp : entity work.risingEdgeDetect
+ port map (
+ CLK => CLK_100,
+ SIGNAL_IN => wrong_readout,
+ PULSE_OUT => wrong_readout_up);
+-- Number of wrong readout becasue of spurious trigger
+ Statistics_Wrong_Readout_Number : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_COUNTERS = '1' then
+ wrong_readout_number <= (others => '0');
+ elsif wrong_readout_up = '1' then
+ wrong_readout_number <= wrong_readout_number + to_unsigned(1, 1);
+ end if;
+ end if;
+ end process Statistics_Wrong_Readout_Number;
+
+-- Internal spike number counter
+ Statistics_Spike_Number : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_COUNTERS = '1' then
+ spike_number <= (others => '0');
+ elsif spike_detected_p = '1' then
+ spike_number <= spike_number + to_unsigned(1, 1);
+ end if;
+ end if;
+ end process Statistics_Spike_Number;
+
+-- Internal timeout number counter
+ Statistics_Timeout_Number : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_COUNTERS = '1' then
+ timeout_number <= (others => '0');
+ elsif timeout_detected_p = '1' then
+ timeout_number <= timeout_number + to_unsigned(1, 1);
+ end if;
+ end if;
+ end process Statistics_Timeout_Number;
+
+-- IDLE time of the TDC readout
+ Statistics_Idle_Time : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_COUNTERS = '1' then
+ idle_time <= (others => '0');
+ elsif idle_time_up = '1' then
+ idle_time <= idle_time + to_unsigned(1, 1);
+ end if;
+ end if;
+ end process Statistics_Idle_Time;
+
+-- Readout and Wait time of the TDC readout
+ Statistics_Readout_Wait_Time : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_COUNTERS = '1' then
+ readout_time <= (others => '0');
+ wait_time <= (others => '0');
+ elsif readout_time_up = '1' then
+ readout_time <= readout_time + to_unsigned(1, 1);
+ elsif wait_time_up = '1' then
+ wait_time <= wait_time + to_unsigned(1, 1);
+ end if;
+ end if;
+ end process Statistics_Readout_Wait_Time;
+
+ -- Number of sent data finished
+ Statistics_Finished_Number : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if RESET_COUNTERS = '1' then
+ finished_number <= (others => '0');
+ elsif data_finished = '1' then --finished = '1' then
+ finished_number <= finished_number + to_unsigned(1, 1);
+ end if;
+ end if;
+ end process Statistics_Finished_Number;
+
+ HistoryReadDebug : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if rd_fsm_debug_r /= rd_fsm_debug then
+ history_rd_fsm <= history_rd_fsm(27 downto 0) & rd_fsm_debug;
+ end if;
+ rd_fsm_debug_r <= rd_fsm_debug;
+ end if;
+ end process HistoryReadDebug;
+
+ HistoryWriteDebug : process (CLK_100)
+ begin
+ if rising_edge(CLK_100) then
+ if wr_fsm_debug_r /= wr_fsm_debug then
+ history_wr_fsm <= history_wr_fsm(27 downto 0) & wr_fsm_debug;
+ end if;
+ wr_fsm_debug_r <= wr_fsm_debug;
+ end if;
+ end process HistoryWriteDebug;
+
+-------------------------------------------------------------------------------
+-- STATUS REGISTERS BUS
+-------------------------------------------------------------------------------
+ STATUS_REGISTERS_BUS_OUT(0)(3 downto 0) <= rd_fsm_debug;
+ STATUS_REGISTERS_BUS_OUT(0)(7 downto 4) <= wr_fsm_debug;
+ STATUS_REGISTERS_BUS_OUT(0)(15 downto 8) <= std_logic_vector(to_unsigned(CHANNEL_NUMBER-1, 8));
+ STATUS_REGISTERS_BUS_OUT(0)(16) <= REFERENCE_TIME when rising_edge(CLK_100);
+ STATUS_REGISTERS_BUS_OUT(0)(27 downto 17) <= TDC_VERSION(10 downto 0);
+ STATUS_REGISTERS_BUS_OUT(0)(31 downto 28) <= TRG_TYPE_IN when rising_edge(CLK_100);
+
+ STATUS_REGISTERS_BUS_OUT(1) <= (others => '0');
+ STATUS_REGISTERS_BUS_OUT(2) <= (others => '0');
+ STATUS_REGISTERS_BUS_OUT(3)(10 downto 0) <= TRG_WIN_PRE_IN;
+ STATUS_REGISTERS_BUS_OUT(3)(15 downto 11) <= (others => '0');
+ STATUS_REGISTERS_BUS_OUT(3)(26 downto 16) <= TRG_WIN_POST_IN;
+ STATUS_REGISTERS_BUS_OUT(3)(30 downto 27) <= (others => '0');
+ STATUS_REGISTERS_BUS_OUT(3)(31) <= TRG_WIN_EN_IN;
+ STATUS_REGISTERS_BUS_OUT(4)(23 downto 0) <= std_logic_vector(trg_number);
+ STATUS_REGISTERS_BUS_OUT(5)(23 downto 0) <= std_logic_vector(valid_tmg_trg_number);
+ STATUS_REGISTERS_BUS_OUT(6)(23 downto 0) <= std_logic_vector(valid_NOtmg_trg_number);
+ STATUS_REGISTERS_BUS_OUT(7)(23 downto 0) <= std_logic_vector(invalid_trg_number);
+ STATUS_REGISTERS_BUS_OUT(8)(23 downto 0) <= std_logic_vector(multi_tmg_trg_number);
+ STATUS_REGISTERS_BUS_OUT(9)(23 downto 0) <= std_logic_vector(spurious_trg_number);
+ STATUS_REGISTERS_BUS_OUT(10)(23 downto 0) <= std_logic_vector(wrong_readout_number);
+ STATUS_REGISTERS_BUS_OUT(11)(23 downto 0) <= std_logic_vector(spike_number);
+ STATUS_REGISTERS_BUS_OUT(12)(23 downto 0) <= std_logic_vector(idle_time);
+ STATUS_REGISTERS_BUS_OUT(13)(23 downto 0) <= std_logic_vector(wait_time);
+ STATUS_REGISTERS_BUS_OUT(14)(23 downto 0) <= std_logic_vector(total_empty_channel);
+ STATUS_REGISTERS_BUS_OUT(15)(23 downto 0) <= std_logic_vector(release_number);
+ STATUS_REGISTERS_BUS_OUT(16)(23 downto 0) <= std_logic_vector(readout_time);
+ STATUS_REGISTERS_BUS_OUT(17)(23 downto 0) <= std_logic_vector(timeout_number);
+ STATUS_REGISTERS_BUS_OUT(18)(23 downto 0) <= std_logic_vector(finished_number);
+
+ STATUS_REGISTERS_BUS_OUT(19) <= history_rd_fsm;
+ STATUS_REGISTERS_BUS_OUT(20) <= history_wr_fsm;
+
+ FILL_BUS1 : for i in 4 to 18 generate
+ STATUS_REGISTERS_BUS_OUT(i)(31 downto 24) <= (others => '0');
+ end generate FILL_BUS1;
+
+-------------------------------------------------------------------------------
+-- Registering
+-------------------------------------------------------------------------------
+ ch_data_r <= CH_DATA_IN when rising_edge(CLK_100);
+ ch_data_2r <= ch_data_r when rising_edge(CLK_100);
+ ch_data_3r <= ch_data_2r when rising_edge(CLK_100);
+-- ch_data_4r <= ch_data_3r when rising_edge(CLK_100);
+ ch_empty_r <= CH_EMPTY_IN when rising_edge(CLK_100);
+ ch_empty_2r <= ch_empty_r when rising_edge(CLK_100);
+ ch_empty_3r <= ch_empty_2r when rising_edge(CLK_100);
+ ch_empty_4r <= ch_empty_3r when rising_edge(CLK_100);
+
+end behavioral;
--- /dev/null
+-------------------------------------------------------------------------------
+-- Title : Register.vhd
+-- Project :
+-------------------------------------------------------------------------------
+-- File : Register.vhd
+-- Author : c.ugur@gsi.de
+-- Created : 2012-10-02
+-- Last update: 2013-03-06
+-------------------------------------------------------------------------------
+-- Description: Used to register signals n levels.
+-------------------------------------------------------------------------------
+
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+
+entity ShiftRegisterSISO is
+
+ generic (
+ DEPTH : integer range 1 to 32 := 1; -- defines the number register level
+ WIDTH : integer range 1 to 32 := 1); -- defines the register size
+
+ port (
+ CLK : in std_logic; -- register clock
+ D_IN : in std_logic_vector(WIDTH-1 downto 0); -- register input
+ D_OUT : out std_logic_vector(WIDTH-1 downto 0)); -- register out
+
+end ShiftRegisterSISO;
+
+architecture Behavioral of ShiftRegisterSISO is
+
+ type RegisterArray is array (0 to DEPTH) of std_logic_vector(WIDTH-1 downto 0);
+ signal reg : RegisterArray;
+
+ attribute syn_preserve : boolean;
+ attribute syn_preserve of reg : signal is true;
+
+begin -- RTL
+
+ reg(0) <= D_IN;
+
+ GEN_Registers : for i in 1 to DEPTH generate
+ Registers : process (CLK)
+ begin
+ if rising_edge(CLK) then
+ reg(i) <= reg(i-1);
+ end if;
+ end process Registers;
+ end generate GEN_Registers;
+
+ D_OUT <= reg(DEPTH);
+
+end Behavioral;
--- /dev/null
+-------------------------------------------------------------------------------
+-- Title : Stretcher
+-- Project :
+-------------------------------------------------------------------------------
+-- File : Stretcher.vhd
+-- Author : cugur@gsi.de
+-- Created : 2012-11-07
+-- Last update: 2014-11-24
+-------------------------------------------------------------------------------
+-- Description:
+-------------------------------------------------------------------------------
+
+library IEEE;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+library work;
+use work.tdc_components.all;
+
+entity Stretcher is
+ generic (
+ CHANNEL : integer range 1 to 64;
+ DEPTH : integer range 1 to 10 := 3);
+ port (
+ PULSE_IN : in std_logic_vector(CHANNEL-1 downto 0);
+ PULSE_OUT : out std_logic_vector(CHANNEL-1 downto 0));
+
+end Stretcher;
+
+architecture behavioral of Stretcher is
+
+ signal pulse_a_in : std_logic_vector(CHANNEL*DEPTH downto 1);
+ signal pulse_a_out : std_logic_vector(CHANNEL*DEPTH-1 downto 0);
+ signal pulse_b_in : std_logic_vector(CHANNEL*DEPTH-1 downto 1);
+ signal pulse_b_out : std_logic_vector(CHANNEL*DEPTH-1 downto 1);
+
+begin -- behavioral
+
+ GEN : for i in 1 to CHANNEL generate
+ pulse_a_in(DEPTH*i) <= PULSE_IN(i-1);
+ pulse_a_in(DEPTH*i-1 downto DEPTH*(i-1)+1) <= pulse_b_out(DEPTH*i-1 downto DEPTH*(i-1)+1);
+ pulse_b_in(DEPTH*i-1 downto DEPTH*(i-1)+1) <= pulse_a_out(DEPTH*i-1 downto DEPTH*(i-1)+1);
+ PULSE_OUT(i-1) <= transport not pulse_a_out(DEPTH*(i-1)) after 40 ns;
+ end generate GEN;
+
+ Stretcher_A_1 : entity work.Stretcher_A
+ generic map (
+ CHANNEL => CHANNEL,
+ DEPTH => DEPTH)
+ port map (
+ PULSE_IN => pulse_a_in,
+ PULSE_OUT => pulse_a_out);
+
+ Stretcher_B_1 : entity work.Stretcher_B
+ generic map (
+ CHANNEL => CHANNEL,
+ DEPTH => DEPTH)
+ port map (
+ PULSE_IN => pulse_b_in,
+ PULSE_OUT => pulse_b_out);
+
+end behavioral;
--- /dev/null
+-------------------------------------------------------------------------------
+-- Title : Stretcher_A
+-- Project : TRB3
+-------------------------------------------------------------------------------
+-- File : Stretcher_A.vhd
+-- Author : Cahit Ugur <c.ugur@gsi.de>
+-- Created : 2014-11-24
+-- Last update: 2014-12-04
+-------------------------------------------------------------------------------
+-- Description:
+-------------------------------------------------------------------------------
+-- Copyright (c) 2014
+-------------------------------------------------------------------------------
+-- Revisions :
+-- Date Version Author Description
+-- 2014-11-24 1.0 cugur Created
+-------------------------------------------------------------------------------
+
+library IEEE;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+entity Stretcher_A is
+ generic (
+ CHANNEL : integer range 1 to 64;
+ DEPTH : integer range 1 to 10 := 3);
+ port (
+ PULSE_IN : in std_logic_vector(CHANNEL*DEPTH downto 1);
+ PULSE_OUT : out std_logic_vector(CHANNEL*DEPTH-1 downto 0));
+
+end entity Stretcher_A;
+
+architecture behavioral of Stretcher_A is
+
+ signal pulse : std_logic_vector(CHANNEL*DEPTH downto 1);
+
+ attribute syn_keep : boolean;
+ attribute syn_keep of pulse : signal is true;
+ attribute syn_preserve : boolean;
+ attribute syn_preserve of pulse : signal is true;
+ attribute NOMERGE : string;
+ attribute NOMERGE of pulse : signal is "KEEP";
+
+begin -- architecture behavioral
+
+ pulse <= PULSE_IN;
+ PULSE_OUT <= not pulse;
+
+end architecture behavioral;
--- /dev/null
+-------------------------------------------------------------------------------
+-- Title : Stretcher_B
+-- Project : TRB3
+-------------------------------------------------------------------------------
+-- File : Stretcher_B.vhd
+-- Author : Cahit Ugur <c.ugur@gsi.de>
+-- Created : 2014-11-24
+-- Last update: 2014-12-04
+-------------------------------------------------------------------------------
+-- Description:
+-------------------------------------------------------------------------------
+-- Copyright (c) 2014
+-------------------------------------------------------------------------------
+-- Revisions :
+-- Date Version Author Description
+-- 2014-11-24 1.0 cugur Created
+-------------------------------------------------------------------------------
+
+library IEEE;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+entity Stretcher_B is
+ generic (
+ CHANNEL : integer range 1 to 64;
+ DEPTH : integer range 1 to 10 := 3);
+ port (
+ PULSE_IN : in std_logic_vector(CHANNEL*DEPTH-1 downto 1);
+ PULSE_OUT : out std_logic_vector(CHANNEL*DEPTH-1 downto 1));
+
+end entity Stretcher_B;
+
+architecture behavioral of Stretcher_B is
+
+ signal pulse : std_logic_vector(CHANNEL*DEPTH-1 downto 1);
+
+ attribute syn_keep : boolean;
+ attribute syn_keep of pulse : signal is true;
+ attribute syn_preserve : boolean;
+ attribute syn_preserve of pulse : signal is true;
+ attribute NOMERGE : string;
+ attribute NOMERGE of pulse : signal is "KEEP";
+
+begin -- architecture behavioral
+
+ pulse <= PULSE_IN;
+ PULSE_OUT <= not pulse;
+
+end architecture behavioral;
--- /dev/null
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+use ieee.math_real.all;
+
+library work;
+use work.trb_net_std.all;
+use work.trb_net_components.all;
+use work.trb3_components.all;
+use work.config.all;
+use work.tdc_components.all;
+use work.version.all;
+
+entity TDC is
+ generic (
+ CHANNEL_NUMBER : integer range 2 to 65;
+ STATUS_REG_NR : integer range 0 to 31;
+ CONTROL_REG_NR : integer range 0 to 6;
+ TDC_VERSION : std_logic_vector(11 downto 0);
+ DEBUG : integer range 0 to 1 := c_NO;
+ SIMULATION : integer range 0 to 1 := c_NO);
+ port (
+ RESET : in std_logic;
+ CLK_TDC : in std_logic;
+ CLK_READOUT : in std_logic;
+ REFERENCE_TIME : in std_logic;
+ HIT_IN : in std_logic_vector(CHANNEL_NUMBER-1 downto 1);
+ HIT_CAL_IN : in std_logic;
+ TRG_WIN_PRE : in std_logic_vector(10 downto 0);
+ TRG_WIN_POST : in std_logic_vector(10 downto 0);
+--
+ -- Trigger signals from handler
+ TRG_DATA_VALID_IN : in std_logic := '0';
+ VALID_TIMING_TRG_IN : in std_logic := '0';
+ VALID_NOTIMING_TRG_IN : in std_logic := '0';
+ INVALID_TRG_IN : in std_logic := '0';
+ TMGTRG_TIMEOUT_IN : in std_logic := '0';
+ SPIKE_DETECTED_IN : in std_logic := '0';
+ MULTI_TMG_TRG_IN : in std_logic := '0';
+ SPURIOUS_TRG_IN : in std_logic := '0';
+--
+ TRG_NUMBER_IN : in std_logic_vector(15 downto 0) := (others => '0');
+ TRG_CODE_IN : in std_logic_vector(7 downto 0) := (others => '0');
+ TRG_INFORMATION_IN : in std_logic_vector(23 downto 0) := (others => '0');
+ TRG_TYPE_IN : in std_logic_vector(3 downto 0) := (others => '0');
+--
+ --Response to handler
+ TRG_RELEASE_OUT : out std_logic;
+ TRG_STATUSBIT_OUT : out std_logic_vector(31 downto 0);
+ DATA_OUT : out std_logic_vector(31 downto 0);
+ DATA_WRITE_OUT : out std_logic;
+ DATA_FINISHED_OUT : out std_logic;
+--
+ --To Bus Handler
+ HCB_READ_EN_IN : in std_logic;
+ HCB_WRITE_EN_IN : in std_logic;
+ HCB_ADDR_IN : in std_logic_vector(6 downto 0);
+ HCB_DATA_OUT : out std_logic_vector(31 downto 0);
+ HCB_DATAREADY_OUT : out std_logic;
+ HCB_UNKNOWN_ADDR_OUT : out std_logic;
+ SRB_READ_EN_IN : in std_logic;
+ SRB_WRITE_EN_IN : in std_logic;
+ SRB_ADDR_IN : in std_logic_vector(6 downto 0);
+ SRB_DATA_OUT : out std_logic_vector(31 downto 0);
+ SRB_DATAREADY_OUT : out std_logic;
+ SRB_UNKNOWN_ADDR_OUT : out std_logic;
+ CDB_READ_EN_IN : in std_logic;
+ CDB_WRITE_EN_IN : in std_logic;
+ CDB_ADDR_IN : in std_logic_vector(6 downto 0);
+ CDB_DATA_OUT : out std_logic_vector(31 downto 0);
+ CDB_DATAREADY_OUT : out std_logic;
+ CDB_UNKNOWN_ADDR_OUT : out std_logic;
+ ESB_READ_EN_IN : in std_logic;
+ ESB_WRITE_EN_IN : in std_logic;
+ ESB_ADDR_IN : in std_logic_vector(6 downto 0);
+ ESB_DATA_OUT : out std_logic_vector(31 downto 0);
+ ESB_DATAREADY_OUT : out std_logic;
+ ESB_UNKNOWN_ADDR_OUT : out std_logic;
+ EFB_READ_EN_IN : in std_logic;
+ EFB_WRITE_EN_IN : in std_logic;
+ EFB_ADDR_IN : in std_logic_vector(6 downto 0);
+ EFB_DATA_OUT : out std_logic_vector(31 downto 0);
+ EFB_DATAREADY_OUT : out std_logic;
+ EFB_UNKNOWN_ADDR_OUT : out std_logic;
+ LHB_READ_EN_IN : in std_logic;
+ LHB_WRITE_EN_IN : in std_logic;
+ LHB_ADDR_IN : in std_logic_vector(6 downto 0);
+ LHB_DATA_OUT : out std_logic_vector(31 downto 0);
+ LHB_DATAREADY_OUT : out std_logic;
+ LHB_UNKNOWN_ADDR_OUT : out std_logic;
+--
+ LOGIC_ANALYSER_OUT : out std_logic_vector(15 downto 0);
+ CONTROL_REG_IN : in std_logic_vector(32*CONTROL_REG_NR-1 downto 0)
+ );
+end TDC;
+
+architecture TDC of TDC is
+
+-------------------------------------------------------------------------------
+-- Signal Declarations
+-------------------------------------------------------------------------------
+-- Reset Signals
+ signal reset_rdo : std_logic;
+ signal reset_tdc_i : std_logic;
+ signal reset_tdc : std_logic;
+-- Coarse counters
+ signal coarse_cntr : std_logic_vector_array_11(0 to 8);
+ signal coarse_cntr_reset : std_logic;
+ signal coarse_cntr_reset_r : std_logic_vector(8 downto 0);
+-- Slow control
+ signal logic_anal_control : std_logic_vector(3 downto 0);
+ signal debug_mode_en : std_logic;
+ signal reset_counters : std_logic;
+ --signal run_mode : std_logic; -- 1: cc reset every trigger
+ -- -- 0: free running mode
+ --signal run_mode_200 : std_logic;
+ --signal run_mode_edge_200 : std_logic;
+ signal reset_coarse_cntr : std_logic;
+ signal reset_coarse_cntr_200 : std_logic;
+ signal reset_coarse_cntr_edge_200 : std_logic;
+ signal reset_coarse_cntr_flag : std_logic := '0';
+ signal ch_en : std_logic_vector(64 downto 1);
+ signal data_limit : unsigned(7 downto 0);
+ signal calibration_on : std_logic; -- turns on calibration for trig type 0xC
+-- Logic analyser
+ signal logic_anal_data : std_logic_vector(3*32-1 downto 0);
+-- Hit signals
+ signal hit_in_d : std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ signal hit_in_i : std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ signal hit_latch : std_logic_vector(CHANNEL_NUMBER-1 downto 1) := (others => '0');
+ signal hit_edge : std_logic_vector(CHANNEL_NUMBER-1 downto 1);
+ signal hit_r : std_logic_vector(CHANNEL_NUMBER-1 downto 1);
+ signal hit_2r : std_logic_vector(CHANNEL_NUMBER-1 downto 1);
+ signal hit_3r : std_logic_vector(CHANNEL_NUMBER-1 downto 1);
+ signal edge_rising : std_logic_vector(CHANNEL_NUMBER-1 downto 1) := (others => '0');
+ signal edge_rising_r : std_logic_vector(CHANNEL_NUMBER-1 downto 1);
+ signal edge_rising_2r : std_logic_vector(CHANNEL_NUMBER-1 downto 1);
+ signal edge_rising_3r : std_logic_vector(CHANNEL_NUMBER-1 downto 1);
+ signal edge_falling : std_logic_vector(CHANNEL_NUMBER-1 downto 1) := (others => '0');
+ signal edge_falling_r : std_logic_vector(CHANNEL_NUMBER-1 downto 1);
+ signal edge_falling_2r : std_logic_vector(CHANNEL_NUMBER-1 downto 1);
+ signal edge_falling_3r : std_logic_vector(CHANNEL_NUMBER-1 downto 1);
+-- Calibration
+ signal hit_cal_cntr : unsigned(15 downto 0) := (others => '0');
+ signal hit_cal : std_logic;
+ signal calibration_freq_select : unsigned(3 downto 0) := (others => '0');
+-- To the channels
+ signal rd_en : std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ signal trg_time : std_logic_vector(38 downto 0);
+-- From the channels
+ signal ch_data : std_logic_vector_array_36(0 to CHANNEL_NUMBER);
+ signal ch_data_valid : std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ signal ch_wcnt : unsigned_array_8(0 to CHANNEL_NUMBER-1);
+ signal ch_empty : std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ signal ch_full : std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ signal ch_almost_empty : std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ signal ch_almost_full : std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ signal ch_lost_hit_number : std_logic_vector_array_24(0 to CHANNEL_NUMBER-1);
+ signal ch_hit_detect_number : std_logic_vector_array_31(0 to CHANNEL_NUMBER-1);
+ signal ch_encoder_start_number : std_logic_vector_array_24(0 to CHANNEL_NUMBER-1);
+ signal ch_encoder_finished_number : std_logic_vector_array_24(0 to CHANNEL_NUMBER-1);
+ signal ch_level_hit_number : std_logic_vector_array_32(0 to CHANNEL_NUMBER-1);
+ signal ch_lost_hit_bus : std_logic_vector_array_32(0 to CHANNEL_NUMBER-1);
+ signal ch_encoder_start_bus : std_logic_vector_array_32(0 to CHANNEL_NUMBER-1);
+ signal ch_encoder_finished_bus : std_logic_vector_array_32(0 to CHANNEL_NUMBER-1);
+ signal ch_fifo_write_number : std_logic_vector_array_24(0 to CHANNEL_NUMBER-1);
+-- To the endpoint
+ signal ep_trg_release : std_logic;
+ signal ep_trg_statusbit : std_logic_vector(31 downto 0);
+ signal ep_data : std_logic_vector(31 downto 0);
+ signal ep_data_write : std_logic;
+ signal ep_data_finished : std_logic;
+
+-- Epoch counter
+ signal epoch_cntr : std_logic_vector(27 downto 0);
+ signal epoch_cntr_up : std_logic;
+ signal epoch_cntr_reset : std_logic;
+-- Trigger Handler signals
+ signal trg_in : std_logic;
+ signal trg_rdo : std_logic;
+ signal trg_tdc : std_logic;
+ signal trg_win_en : std_logic;
+ signal trg_win_end_rdo : std_logic;
+ signal trg_win_end_tdc : std_logic;
+ signal trg_win_end_tdc_r : std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ signal valid_trg_rdo : std_logic;
+ signal valid_trg_tdc : std_logic;
+
+-- Debug signals
+ signal ref_debug : std_logic_vector(31 downto 0);
+ signal ch_debug : std_logic_vector_array_32(0 to CHANNEL_NUMBER-1);
+ signal ch_200_debug : std_logic_vector_array_32(0 to CHANNEL_NUMBER-1);
+ signal readout_debug : std_logic_vector(31 downto 0);
+-- Bus signals
+ signal status_registers_bus : std_logic_vector_array_32(0 to STATUS_REG_NR-1);
+
+ attribute syn_keep : boolean;
+ attribute syn_keep of reset_tdc : signal is true;
+ attribute syn_keep of coarse_cntr : signal is true;
+ attribute syn_keep of coarse_cntr_reset_r : signal is true;
+ attribute syn_keep of trg_win_end_tdc_r : signal is true;
+ attribute syn_keep of hit_in_i : signal is true;
+ attribute syn_preserve : boolean;
+ attribute syn_preserve of coarse_cntr : signal is true;
+ attribute syn_preserve of coarse_cntr_reset_r : signal is true;
+ attribute syn_preserve of trg_win_end_tdc_r : signal is true;
+ attribute syn_preserve of hit_in_i : signal is true;
+ attribute nomerge : string;
+ attribute nomerge of hit_in_i : signal is "true";
+
+
+begin
+
+-- Slow control signals
+ logic_anal_control <= CONTROL_REG_IN(3 downto 0) when rising_edge(CLK_READOUT);
+ debug_mode_en <= CONTROL_REG_IN(4);
+ reset_counters <= CONTROL_REG_IN(8) or reset_tdc when rising_edge(CLK_TDC);
+ --run_mode <= CONTROL_REG_IN(12);
+ --run_mode_200 <= run_mode when rising_edge(CLK_TDC);
+ reset_coarse_cntr <= CONTROL_REG_IN(13) when rising_edge(CLK_TDC);
+ reset_coarse_cntr_200 <= reset_coarse_cntr when rising_edge(CLK_TDC);
+ calibration_freq_select <= unsigned(CONTROL_REG_IN(31 downto 28));
+
+ trg_win_en <= CONTROL_REG_IN(1*32+31);
+ ch_en <= CONTROL_REG_IN(3*32+31 downto 2*32+0);
+ data_limit <= unsigned(CONTROL_REG_IN(4*32+7 downto 4*32+0));
+
+
+-- Reset signals
+ reset_tdc_i <= RESET when rising_edge(CLK_TDC);
+ reset_tdc <= reset_tdc_i when rising_edge(CLK_TDC);
+ reset_rdo <= RESET;
+
+-------------------------------------------------------------------------------
+-- Hit Process
+-------------------------------------------------------------------------------
+ -- Hit for calibration generation
+ hit_cal_cntr <= hit_cal_cntr + to_unsigned(1, 16) when rising_edge(HIT_CAL_IN);
+ hit_cal <= hit_cal_cntr(to_integer(calibration_freq_select));
+
+ gen_double_withStretcher : if DOUBLE_EDGE_TYPE = 3 generate
+ The_Stretcher : entity work.Stretcher
+ generic map (
+ CHANNEL => CHANNEL_NUMBER-1,
+ DEPTH => 4)
+ port map (
+ PULSE_IN => HIT_IN(CHANNEL_NUMBER-1 downto 1),
+ PULSE_OUT => hit_in_d(CHANNEL_NUMBER-1 downto 1));
+ end generate gen_double_withStretcher;
+
+ gen_double_withoutStretcher : if DOUBLE_EDGE_TYPE = 1 generate
+ hit_in_d(CHANNEL_NUMBER-1 downto 1) <= HIT_IN(CHANNEL_NUMBER-1 downto 1);
+ end generate gen_double_withoutStretcher;
+
+
+ -- Blocks the input after the rising edge against short pulses
+ GEN_HitBlock : for i in 1 to CHANNEL_NUMBER-1 generate
+ gen_double : if DOUBLE_EDGE_TYPE = 1 or DOUBLE_EDGE_TYPE = 3 generate
+ edge_rising(i) <= '0' when edge_rising_3r(i) = '1' else
+ '1' when rising_edge(HIT_IN(i));
+ edge_rising_r(i) <= edge_rising(i) when rising_edge(CLK_READOUT); -- using 100MHz clk for longer reset time
+ edge_rising_2r(i) <= edge_rising_r(i) when rising_edge(CLK_READOUT);
+ edge_rising_3r(i) <= edge_rising_r(i) and not edge_rising_2r(i) when rising_edge(CLK_READOUT);
+
+ edge_falling(i) <= '0' when edge_falling_3r(i) = '1' else
+ '1' when falling_edge(hit_in_d(i));
+ edge_falling_r(i) <= edge_falling(i) when rising_edge(CLK_READOUT); -- using 100MHz clk for longer reset time
+ edge_falling_2r(i) <= edge_falling_r(i) when rising_edge(CLK_READOUT);
+ edge_falling_3r(i) <= edge_falling_r(i) and not edge_falling_2r(i) when rising_edge(CLK_READOUT);
+
+ hit_latch(i) <= edge_rising(i) or edge_falling(i);
+ hit_edge(i) <= '0' when edge_falling(i) = '1' else
+ '1' when rising_edge(edge_rising(i));
+ end generate gen_double;
+
+ -- for single edge and double edge in alternating channel setup
+ gen_single : if DOUBLE_EDGE_TYPE = 0 or DOUBLE_EDGE_TYPE = 2 generate
+ hit_latch(i) <= '0' when hit_3r(i) = '1' else
+ '1' when rising_edge(HIT_IN(i));
+ hit_edge(i) <= '1';
+ hit_r <= hit_latch when rising_edge(CLK_READOUT); -- using 100MHz clk for longer reset time
+ hit_2r <= hit_r when rising_edge(CLK_READOUT);
+ hit_3r <= hit_r and not hit_2r when rising_edge(CLK_READOUT);
+ end generate gen_single;
+ end generate GEN_HitBlock;
+
+ GEN_hit_mux : for i in 1 to CHANNEL_NUMBER-1 generate
+ hit_mux_ch : hit_mux
+ port map (
+ CH_EN_IN => ch_en(i),
+ CALIBRATION_EN_IN => calibration_on,
+ HIT_CALIBRATION_IN => hit_cal,
+ HIT_PHYSICAL_IN => hit_latch(i),
+ HIT_OUT => hit_in_i(i));
+ end generate GEN_hit_mux;
+
+ hit_mux_ref : hit_mux
+ port map (
+ CH_EN_IN => '1',
+ CALIBRATION_EN_IN => calibration_on,
+ HIT_CALIBRATION_IN => hit_cal,
+ HIT_PHYSICAL_IN => REFERENCE_TIME,
+ HIT_OUT => hit_in_i(0));
+
+ CalibrationSwitch : process (CLK_READOUT)
+ begin
+ if rising_edge(CLK_READOUT) then
+ if trg_win_end_rdo = '1' then
+ calibration_on <= '0';
+ elsif VALID_NOTIMING_TRG_IN = '1' and TRG_TYPE_IN = x"D" then
+ calibration_on <= '1';
+ end if;
+ end if;
+ end process CalibrationSwitch;
+
+-------------------------------------------------------------------------------
+-- Channels
+-------------------------------------------------------------------------------
+ -- Reference Channel to measure the reference time
+ ReferenceChannel : Channel
+ generic map (
+ CHANNEL_ID => 0,
+ DEBUG => DEBUG,
+ SIMULATION => SIMULATION,
+ REFERENCE => c_YES)
+ port map (
+ RESET_200 => reset_tdc,
+ RESET_100 => reset_rdo,
+ RESET_COUNTERS => reset_counters,
+ CLK_200 => CLK_TDC,
+ CLK_100 => CLK_READOUT,
+ HIT_IN => hit_in_i(0),
+ HIT_EDGE_IN => '1',
+ TRG_WIN_END_TDC_IN => trg_win_end_tdc_r(0),
+ TRG_WIN_END_RDO_IN => trg_win_end_rdo,
+ EPOCH_COUNTER_IN => epoch_cntr,
+ COARSE_COUNTER_IN => coarse_cntr(1),
+ READ_EN_IN => rd_en(0),
+ FIFO_DATA_OUT => ch_data(0),
+ FIFO_DATA_VALID_OUT => ch_data_valid(0),
+ FIFO_EMPTY_OUT => ch_empty(0),
+ FIFO_FULL_OUT => ch_full(0),
+ FIFO_ALMOST_EMPTY_OUT => ch_almost_empty(0),
+ VALID_TIMING_TRG_IN => VALID_TIMING_TRG_IN,
+ VALID_NOTIMING_TRG_IN => VALID_NOTIMING_TRG_IN,
+ SPIKE_DETECTED_IN => SPIKE_DETECTED_IN,
+ MULTI_TMG_TRG_IN => MULTI_TMG_TRG_IN,
+ EPOCH_WRITE_EN_IN => '1',
+ LOST_HIT_NUMBER => ch_lost_hit_number(0),
+ HIT_DETECT_NUMBER => ch_hit_detect_number(0),
+ ENCODER_START_NUMBER => ch_encoder_start_number(0),
+ ENCODER_FINISHED_NUMBER => ch_encoder_finished_number(0),
+ FIFO_WRITE_NUMBER => ch_fifo_write_number(0),
+ Channel_200_DEBUG_OUT => ch_200_debug(0),
+ Channel_DEBUG_OUT => ch_debug(0));
+
+ -- TDC Channels
+ GEN_Channels : for i in 1 to CHANNEL_NUMBER-1 generate
+ Channels : Channel
+ generic map (
+ CHANNEL_ID => i,
+ DEBUG => DEBUG,
+ SIMULATION => SIMULATION,
+ REFERENCE => c_NO)
+ port map (
+ RESET_200 => reset_tdc,
+ RESET_100 => reset_rdo,
+ RESET_COUNTERS => reset_counters,
+ CLK_200 => CLK_TDC,
+ CLK_100 => CLK_READOUT,
+ HIT_IN => hit_in_i(i),
+ HIT_EDGE_IN => hit_edge(i),
+ TRG_WIN_END_TDC_IN => trg_win_end_tdc_r(i),
+ TRG_WIN_END_RDO_IN => trg_win_end_rdo,
+ EPOCH_COUNTER_IN => epoch_cntr,
+ COARSE_COUNTER_IN => coarse_cntr(integer(ceil(real(i)/real(8)))),
+ READ_EN_IN => rd_en(i),
+ FIFO_DATA_OUT => ch_data(i),
+ FIFO_DATA_VALID_OUT => ch_data_valid(i),
+ FIFO_EMPTY_OUT => ch_empty(i),
+ FIFO_FULL_OUT => ch_full(i),
+ FIFO_ALMOST_EMPTY_OUT => ch_almost_empty(i),
+ VALID_TIMING_TRG_IN => '0',
+ VALID_NOTIMING_TRG_IN => '0',
+ SPIKE_DETECTED_IN => '0',
+ MULTI_TMG_TRG_IN => '0',
+ EPOCH_WRITE_EN_IN => '1',
+ LOST_HIT_NUMBER => ch_lost_hit_number(i),
+ HIT_DETECT_NUMBER => ch_hit_detect_number(i),
+ ENCODER_START_NUMBER => ch_encoder_start_number(i),
+ ENCODER_FINISHED_NUMBER => ch_encoder_finished_number(i),
+ FIFO_WRITE_NUMBER => ch_fifo_write_number(i),
+ Channel_200_DEBUG_OUT => ch_200_debug(i),
+ Channel_DEBUG_OUT => ch_debug(i));
+ end generate GEN_Channels;
+ ch_data(CHANNEL_NUMBER) <= (others => '1');
+
+-------------------------------------------------------------------------------
+-- Trigger
+-------------------------------------------------------------------------------
+ -- Valid Trigger Sync
+ ValidTriggerPulseSync : entity work.pulse_sync
+ port map (
+ CLK_A_IN => CLK_READOUT,
+ RESET_A_IN => reset_rdo,
+ PULSE_A_IN => valid_trg_rdo,
+ CLK_B_IN => CLK_TDC,
+ RESET_B_IN => reset_tdc,
+ PULSE_B_OUT => valid_trg_tdc);
+ valid_trg_rdo <= VALID_NOTIMING_TRG_IN or VALID_TIMING_TRG_IN;
+
+ -- Timing Trigger handler
+ TheTriggerHandler : TriggerHandler
+ generic map (
+ TRIGGER_NUM => 1,
+ PHYSICAL_EVENT_TRG_NUM => 0)
+ port map (
+ CLK_TRG => CLK_READOUT,
+ CLK_RDO => CLK_READOUT,
+ CLK_TDC => CLK_TDC,
+ RESET_TRG => reset_rdo,
+ RESET_RDO => reset_rdo,
+ RESET_TDC => reset_tdc,
+ VALID_NOTIMING_TRG_IN => VALID_NOTIMING_TRG_IN,
+ TRG_TYPE_IN => TRG_TYPE_IN,
+ TRG_RELEASE_IN => ep_trg_release,
+ TRG_IN(0) => trg_in,
+ TRG_RDO_OUT(0) => trg_rdo,
+ TRG_TDC_OUT(0) => trg_tdc,
+ TRG_WIN_EN_IN => trg_win_en,
+ TRG_WIN_POST_IN => unsigned(TRG_WIN_POST),
+ TRG_WIN_END_RDO_OUT => trg_win_end_rdo,
+ TRG_WIN_END_TDC_OUT => trg_win_end_tdc,
+ COARSE_COUNTER_IN => coarse_cntr(0),
+ EPOCH_COUNTER_IN => epoch_cntr,
+ TRG_TIME_OUT => trg_time
+ );
+ trg_in <= REFERENCE_TIME;
+ GenTriggerWindowEnd : for i in 0 to CHANNEL_NUMBER-1 generate
+ trg_win_end_tdc_r(i) <= trg_win_end_tdc when rising_edge(CLK_TDC);
+ end generate GenTriggerWindowEnd;
+
+-------------------------------------------------------------------------------
+-- Readout
+ TheReadout : Readout
+ generic map (
+ CHANNEL_NUMBER => CHANNEL_NUMBER,
+ STATUS_REG_NR => STATUS_REG_NR,
+ TDC_VERSION => TDC_VERSION)
+ port map (
+ RESET_100 => reset_rdo,
+ RESET_200 => reset_tdc,
+ RESET_COUNTERS => reset_counters,
+ CLK_100 => CLK_READOUT,
+ CLK_200 => CLK_TDC,
+ -- from the channels
+ CH_DATA_IN => ch_data,
+ CH_DATA_VALID_IN => ch_data_valid,
+ CH_EMPTY_IN => ch_empty,
+ CH_FULL_IN => ch_full,
+ CH_ALMOST_EMPTY_IN => ch_almost_empty,
+ -- from the endpoint
+ TRG_DATA_VALID_IN => TRG_DATA_VALID_IN,
+ VALID_TIMING_TRG_IN => VALID_TIMING_TRG_IN,
+ VALID_NOTIMING_TRG_IN => VALID_NOTIMING_TRG_IN,
+ INVALID_TRG_IN => INVALID_TRG_IN,
+ TMGTRG_TIMEOUT_IN => TMGTRG_TIMEOUT_IN,
+ SPIKE_DETECTED_IN => SPIKE_DETECTED_IN,
+ MULTI_TMG_TRG_IN => MULTI_TMG_TRG_IN,
+ SPURIOUS_TRG_IN => SPURIOUS_TRG_IN,
+ TRG_NUMBER_IN => TRG_NUMBER_IN,
+ TRG_CODE_IN => TRG_CODE_IN,
+ TRG_INFORMATION_IN => TRG_INFORMATION_IN,
+ TRG_TYPE_IN => TRG_TYPE_IN,
+ DATA_LIMIT_IN => data_limit,
+ -- to the endpoint
+ TRG_RELEASE_OUT => ep_trg_release,
+ TRG_STATUSBIT_OUT => ep_trg_statusbit,
+ DATA_OUT => ep_data,
+ DATA_WRITE_OUT => ep_data_write,
+ DATA_FINISHED_OUT => ep_data_finished,
+ -- to the channels
+ READ_EN_OUT => rd_en,
+ -- trigger window settings
+ TRG_WIN_PRE_IN => TRG_WIN_PRE,
+ TRG_WIN_POST_IN => TRG_WIN_POST,
+ TRG_WIN_EN_IN => trg_win_en,
+ -- from the trigger handler
+ TRG_WIN_END_TDC_IN => trg_win_end_tdc_r(1),
+ TRG_WIN_END_RDO_IN => trg_win_end_rdo,
+ TRG_TDC_IN => trg_tdc,
+ TRG_TIME_IN => trg_time,
+ -- miscellaneous
+ COARSE_COUNTER_IN => coarse_cntr(0),
+ EPOCH_COUNTER_IN => epoch_cntr,
+ DEBUG_MODE_EN_IN => debug_mode_en,
+ STATUS_REGISTERS_BUS_OUT => status_registers_bus,
+ READOUT_DEBUG => readout_debug,
+ REFERENCE_TIME => REFERENCE_TIME
+ );
+
+ TRG_RELEASE_OUT <= ep_trg_release when rising_edge(CLK_READOUT);
+ TRG_STATUSBIT_OUT <= ep_trg_statusbit when rising_edge(CLK_READOUT);
+ DATA_OUT <= ep_data when rising_edge(CLK_READOUT);
+ DATA_WRITE_OUT <= ep_data_write when rising_edge(CLK_READOUT);
+ DATA_FINISHED_OUT <= ep_data_finished when rising_edge(CLK_READOUT);
+
+-------------------------------------------------------------------------------
+-- Coarse & Epoch Counters
+-------------------------------------------------------------------------------
+-- Coarse counter
+ GenCoarseCounter : for i in 0 to 8 generate
+ TheCoarseCounter : up_counter
+ generic map (
+ NUMBER_OF_BITS => 11)
+ port map (
+ CLK => CLK_TDC,
+ RESET => coarse_cntr_reset_r(i),
+ COUNT_OUT => coarse_cntr(i),
+ UP_IN => '1');
+ end generate GenCoarseCounter;
+
+ Coarse_Counter_Reset : process (CLK_TDC)
+ begin
+ if rising_edge(CLK_TDC) then
+ if reset_tdc = '1' then
+ coarse_cntr_reset <= '1';
+ --elsif run_mode_200 = '0' then
+ -- coarse_cntr_reset <= trg_win_end_tdc_r(1);
+ --elsif run_mode_edge_200 = '1' then
+ -- coarse_cntr_reset <= '1';
+ elsif reset_coarse_cntr_flag = '1' and valid_trg_tdc = '1' then
+ coarse_cntr_reset <= '1';
+ else
+ coarse_cntr_reset <= '0';
+ end if;
+ if reset_coarse_cntr_edge_200 = '1' then
+ reset_coarse_cntr_flag <= '1';
+ elsif valid_trg_tdc = '1' then
+ reset_coarse_cntr_flag <= '0';
+ end if;
+ end if;
+ end process Coarse_Counter_Reset;
+
+ --Run_Mode_Edge_Detect : risingEdgeDetect
+ -- port map (
+ -- CLK => CLK_TDC,
+ -- SIGNAL_IN => run_mode_200,
+ -- PULSE_OUT => run_mode_edge_200);
+
+ Reset_Coarse_Counter_Edge_Detect : risingEdgeDetect
+ port map (
+ CLK => CLK_TDC,
+ SIGNAL_IN => reset_coarse_cntr_200,
+ PULSE_OUT => reset_coarse_cntr_edge_200);
+
+ GenCoarseCounterReset : for i in 0 to 8 generate
+ coarse_cntr_reset_r(i) <= coarse_cntr_reset when rising_edge(CLK_TDC);
+ end generate GenCoarseCounterReset;
+
+-- EPOCH counter
+ TheEpochCounter : up_counter
+ generic map (
+ NUMBER_OF_BITS => 28)
+ port map (
+ CLK => CLK_TDC,
+ RESET => epoch_cntr_reset,
+ COUNT_OUT => epoch_cntr,
+ UP_IN => epoch_cntr_up);
+ epoch_cntr_up <= and_all(coarse_cntr(0));
+ epoch_cntr_reset <= coarse_cntr_reset_r(0);
+
+-------------------------------------------------------------------------------
+-- Slow Control Data Busses
+-------------------------------------------------------------------------------
+-- Hit counter
+ TheHitCounterBus : BusHandler
+ generic map (
+ BUS_LENGTH => CHANNEL_NUMBER-1)
+ port map (
+ RESET => reset_rdo,
+ CLK => CLK_READOUT,
+ DATA_IN => ch_level_hit_number,
+ READ_EN_IN => HCB_READ_EN_IN,
+ WRITE_EN_IN => HCB_WRITE_EN_IN,
+ ADDR_IN => HCB_ADDR_IN,
+ DATA_OUT => HCB_DATA_OUT,
+ DATAREADY_OUT => HCB_DATAREADY_OUT,
+ UNKNOWN_ADDR_OUT => HCB_UNKNOWN_ADDR_OUT);
+
+ ch_level_hit_number(0)(31) <= REFERENCE_TIME when rising_edge(CLK_READOUT);
+ ch_level_hit_number(0)(30 downto 0) <= ch_hit_detect_number(0) when rising_edge(CLK_READOUT);
+ GenHitDetectNumber : for i in 1 to CHANNEL_NUMBER-1 generate
+ ch_level_hit_number(i)(31) <= HIT_IN(i) and ch_en(i) when rising_edge(CLK_READOUT);
+ ch_level_hit_number(i)(30 downto 0) <= ch_hit_detect_number(i) when rising_edge(CLK_READOUT);
+ end generate GenHitDetectNumber;
+
+-- Status register
+ TheStatusRegistersBus : BusHandler
+ generic map (
+ BUS_LENGTH => STATUS_REG_NR - 1)
+ port map (
+ RESET => reset_rdo,
+ CLK => CLK_READOUT,
+ DATA_IN => status_registers_bus,
+ READ_EN_IN => SRB_READ_EN_IN,
+ WRITE_EN_IN => SRB_WRITE_EN_IN,
+ ADDR_IN => SRB_ADDR_IN,
+ DATA_OUT => SRB_DATA_OUT,
+ DATAREADY_OUT => SRB_DATAREADY_OUT,
+ UNKNOWN_ADDR_OUT => SRB_UNKNOWN_ADDR_OUT);
+
+-- Channel debug
+ TheChannelDebugBus : BusHandler
+ generic map (
+ BUS_LENGTH => CHANNEL_NUMBER - 1)
+ port map (
+ RESET => reset_rdo,
+ CLK => CLK_READOUT,
+ DATA_IN => ch_200_debug,
+ READ_EN_IN => CDB_READ_EN_IN,
+ WRITE_EN_IN => CDB_WRITE_EN_IN,
+ ADDR_IN => CDB_ADDR_IN,
+ DATA_OUT => CDB_DATA_OUT,
+ DATAREADY_OUT => CDB_DATAREADY_OUT,
+ UNKNOWN_ADDR_OUT => CDB_UNKNOWN_ADDR_OUT);
+
+
+ --TheLostHitBus : BusHandler
+ -- generic map (
+ -- BUS_LENGTH => CHANNEL_NUMBER-1)
+ -- port map (
+ -- RESET => reset_rdo,
+ -- CLK => CLK_READOUT,
+ -- DATA_IN => ch_lost_hit_bus,
+ -- READ_EN_IN => LHB_READ_EN_IN,
+ -- WRITE_EN_IN => LHB_WRITE_EN_IN,
+ -- ADDR_IN => LHB_ADDR_IN,
+ -- DATA_OUT => LHB_DATA_OUT,
+ -- DATAREADY_OUT => LHB_DATAREADY_OUT,
+ -- UNKNOWN_ADDR_OUT => LHB_UNKNOWN_ADDR_OUT);
+
+ --GenLostHit_Inumber : for i in 1 to CHANNEL_NUMBER-1 generate
+ -- ch_lost_hit_bus(i) <= ch_encoder_start_number(i)(15 downto 0) & ch_200_debug(i)(15 downto 0) when rising_edge(CLK_READOUT);
+ --end generate GenLostHit_Inumber;
+
+ LHB_DATA_OUT <= (others => '0');
+ LHB_DATAREADY_OUT <= '0';
+ LHB_UNKNOWN_ADDR_OUT <= '0';
+
+ --TheEncoderStartBus : BusHandler
+ -- generic map (
+ -- BUS_LENGTH => CHANNEL_NUMBER-1)
+ -- port map (
+ -- RESET => reset_rdo,
+ -- CLK => CLK_READOUT,
+ -- DATA_IN => ch_encoder_start_bus,
+ -- READ_EN_IN => ESB_READ_EN_IN,
+ -- WRITE_EN_IN => ESB_WRITE_EN_IN,
+ -- ADDR_IN => ESB_ADDR_IN,
+ -- DATA_OUT => ESB_DATA_OUT,
+ -- DATAREADY_OUT => ESB_DATAREADY_OUT,
+ -- UNKNOWN_ADDR_OUT => ESB_UNKNOWN_ADDR_OUT);
+
+ --GenEncoderStartNumber : for i in 1 to CHANNEL_NUMBER-1 generate
+ -- ch_encoder_start_bus(i) <= x"00" & ch_encoder_start_number(i) when rising_edge(CLK_READOUT);
+ --end generate GenEncoderStartNumber;
+
+ ESB_DATA_OUT <= (others => '0');
+ ESB_DATAREADY_OUT <= '0';
+ ESB_UNKNOWN_ADDR_OUT <= '0';
+
+ --TheEncoderFinishedBus : BusHandler
+ -- generic map (
+ -- BUS_LENGTH => CHANNEL_NUMBER-1)
+ -- port map (
+ -- RESET => reset_rdo,
+ -- CLK => CLK_READOUT,
+ -- DATA_IN => ch_encoder_finished_bus,
+ -- READ_EN_IN => EFB_READ_EN_IN,
+ -- WRITE_EN_IN => EFB_WRITE_EN_IN,
+ -- ADDR_IN => EFB_ADDR_IN,
+ -- DATA_OUT => EFB_DATA_OUT,
+ -- DATAREADY_OUT => EFB_DATAREADY_OUT,
+ -- UNKNOWN_ADDR_OUT => EFB_UNKNOWN_ADDR_OUT);
+
+ --GenFifoWriteNumber : for i in 1 to CHANNEL_NUMBER-1 generate
+ -- --ch_encoder_finished_bus(i) <= x"00" & ch_encoder_finished_number(i) when rising_edge(CLK_READOUT);
+ -- ch_encoder_finished_bus(i) <= ch_fifo_write_number(i)(15 downto 0)& ch_encoder_finished_number(i)(15 downto 0) when rising_edge(CLK_READOUT);
+ --end generate GenFifoWriteNumber;
+
+ EFB_DATA_OUT <= (others => '0');
+ EFB_DATAREADY_OUT <= '0';
+ EFB_UNKNOWN_ADDR_OUT <= '0';
+
+-------------------------------------------------------------------------------
+-- Debug
+-------------------------------------------------------------------------------
+-- Logic Analyser
+ TheLogicAnalyser : LogicAnalyser
+ generic map (
+ CHANNEL_NUMBER => CHANNEL_NUMBER)
+ port map (
+ CLK => CLK_READOUT,
+ RESET => reset_rdo,
+ DATA_IN => logic_anal_data,
+ CONTROL_IN => logic_anal_control,
+ DATA_OUT => LOGIC_ANALYSER_OUT);
+
+ logic_anal_data(7 downto 0) <= readout_debug(7 downto 0);
+ logic_anal_data(8) <= REFERENCE_TIME;
+ logic_anal_data(9) <= VALID_TIMING_TRG_IN;
+ logic_anal_data(10) <= VALID_NOTIMING_TRG_IN;
+ logic_anal_data(11) <= INVALID_TRG_IN;
+ logic_anal_data(12) <= TRG_DATA_VALID_IN;
+ logic_anal_data(13) <= readout_debug(8); --data_wr_r;
+ logic_anal_data(14) <= readout_debug(9); --data_finished_r;
+ logic_anal_data(15) <= readout_debug(10); --trg_release_r;
+ logic_anal_data(31 downto 16) <= ref_debug(15 downto 0);
+ logic_anal_data(37 downto 32) <= readout_debug(16 downto 11); --data_out_r(27 downto 22);
+ logic_anal_data(47 downto 38) <= (others => '0');
+ logic_anal_data(63 downto 48) <= ch_debug(1)(15 downto 0);
+ logic_anal_data(95 downto 64) <= (others => '0');
+
+end TDC;
--- /dev/null
+-------------------------------------------------------------------------------
+-- Title : TriggerHandler
+-------------------------------------------------------------------------------
+-- File : TriggerHandler.vhd
+-- Author : Cahit Ugur c.ugur@gsi.de
+-- Created : 2013-03-13
+-- Last update: 2014-12-05
+-------------------------------------------------------------------------------
+-- Description:
+-------------------------------------------------------------------------------
+
+library IEEE;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+library work;
+use work.trb_net_components.all;
+use work.trb3_components.all;
+
+entity TriggerHandler is
+ generic (
+ TRIGGER_NUM : integer := 2; -- number of trigger signals sent
+ PHYSICAL_EVENT_TRG_NUM : integer := 0); -- physical event trigger input number for the trigger window calculations
+ port (
+ CLK_TRG : in std_logic; -- trigger clock domain
+ CLK_RDO : in std_logic; -- readout clock domain
+ CLK_TDC : in std_logic; -- tdc clock domain
+ RESET_TRG : in std_logic;
+ RESET_RDO : in std_logic;
+ RESET_TDC : in std_logic;
+ VALID_NOTIMING_TRG_IN : in std_logic;
+ TRG_TYPE_IN : in std_logic_vector(3 downto 0);
+ TRG_RELEASE_IN : in std_logic;
+ TRG_IN : in std_logic_vector(TRIGGER_NUM-1 downto 0);
+ TRG_RDO_OUT : out std_logic_vector(TRIGGER_NUM-1 downto 0);
+ TRG_TDC_OUT : out std_logic_vector(TRIGGER_NUM-1 downto 0);
+ TRG_WIN_EN_IN : in std_logic;
+ TRG_WIN_POST_IN : in unsigned(10 downto 0);
+ TRG_WIN_END_RDO_OUT : out std_logic;
+ TRG_WIN_END_TDC_OUT : out std_logic;
+ COARSE_COUNTER_IN : in std_logic_vector(10 downto 0);
+ EPOCH_COUNTER_IN : in std_logic_vector(27 downto 0);
+ TRG_TIME_OUT : out std_logic_vector(38 downto 0) := (others => '0')
+ );
+
+end entity TriggerHandler;
+
+architecture behavioral of TriggerHandler is
+
+ -- trigger signals
+ signal trg_in_r : std_logic_vector(TRIGGER_NUM-1 downto 0);
+ signal trg_in_2r : std_logic_vector(TRIGGER_NUM-1 downto 0);
+ signal trg_in_3r : std_logic_vector(TRIGGER_NUM-1 downto 0);
+ signal trg_pulse_trg : std_logic_vector(TRIGGER_NUM-1 downto 0);
+ signal trg_pulse_rdo : std_logic_vector(TRIGGER_NUM-1 downto 0);
+ signal trg_pulse_tdc : std_logic_vector(TRIGGER_NUM-1 downto 0);
+ signal trg_length : unsigned_array_5(TRIGGER_NUM-1 downto 0);
+ signal trg_release_200 : std_logic;
+ -- trigger window signals
+ type TrgWinCounter_FSM is (IDLE, COUNT, COUNT_CALIBRATION, WIN_END, WAIT_NEXT_TRIGGER);
+ signal TrgWin_STATE : TrgWinCounter_FSM;
+ signal trg_win_cnt_f : unsigned(11 downto 0);
+ signal trg_win_cnt_r : unsigned(11 downto 0);
+ signal trg_win_end_f : std_logic;
+ signal trg_win_end_tdc : std_logic;
+ signal trg_win_end_rdo : std_logic;
+ signal trg_time : std_logic_vector(38 downto 0) := (others => '0');
+
+
+begin -- architecture behavioral
+
+ -- the trigger signals have to be synced
+ trg_in_r <= TRG_IN when rising_edge(CLK_TDC);
+ trg_in_2r <= trg_in_r when rising_edge(CLK_TDC);
+ trg_in_3r <= trg_in_2r when rising_edge(CLK_TDC);
+
+ GEN_TRIGGER : for i in 0 to TRIGGER_NUM-1 generate
+ Validation : process (CLK_TDC)
+ begin
+ if rising_edge(CLK_TDC) then
+
+ -- calculate trigger length
+ if trg_in_3r(i) = '0' then
+ trg_length(i) <= (others => '0');
+ else
+ trg_length(i) <= trg_length(i) + to_unsigned(1, 5);
+ end if;
+
+ -- accept trigger if it is longer than 150 ns
+ if RESET_TDC = '1' then
+ trg_pulse_tdc(i) <= '0';
+ elsif trg_length(i) = to_unsigned(15, 5) then
+ trg_pulse_tdc(i) <= '1';
+ else
+ trg_pulse_tdc(i) <= '0';
+ end if;
+
+ end if;
+ end process Validation;
+ end generate GEN_TRIGGER;
+
+ -- sync the strobes to the readout clock domain
+ GEN_TDC : for i in 0 to TRIGGER_NUM-1 generate
+ ThePulseSync : pulse_sync
+ port map (
+ CLK_A_IN => CLK_TDC,
+ RESET_A_IN => RESET_TDC,
+ PULSE_A_IN => trg_pulse_tdc(i),
+ CLK_B_IN => CLK_RDO,
+ RESET_B_IN => RESET_RDO,
+ PULSE_B_OUT => trg_pulse_rdo(i));
+ end generate GEN_TDC;
+
+ TRG_RDO_OUT <= trg_pulse_rdo when rising_edge(CLK_RDO);
+ TRG_TDC_OUT <= trg_pulse_tdc when rising_edge(CLK_TDC);
+
+ TriggerReleaseSync: entity work.pulse_sync
+ port map (
+ CLK_A_IN => CLK_RDO,
+ RESET_A_IN => RESET_RDO,
+ PULSE_A_IN => TRG_RELEASE_IN,
+ CLK_B_IN => CLK_TDC,
+ RESET_B_IN => RESET_TDC,
+ PULSE_B_OUT => trg_release_200);
+
+ -- A Moore machine's outputs are dependent only on the current state.
+ -- The output is written only when the state changes. (State
+ -- transitions are synchronous.)
+ -- Logic to advance to the next state
+ TrgWinState : process (CLK_TDC)
+ begin
+ if rising_edge(CLK_TDC) then
+ if RESET_TDC = '1' then
+ TrgWin_STATE <= IDLE;
+ else
+ case TrgWin_STATE is
+ when IDLE =>
+ if trg_pulse_tdc(0) = '1' then
+ if TRG_WIN_EN_IN = '1' then
+ TrgWin_STATE <= COUNT;
+ else
+ TrgWin_STATE <= WIN_END;
+ end if;
+ elsif VALID_NOTIMING_TRG_IN = '1' then
+ if TRG_TYPE_IN = x"D" then
+ TrgWin_STATE <= COUNT_CALIBRATION;
+ else
+ TrgWin_STATE <= WIN_END;
+ end if;
+ else
+ TrgWin_STATE <= IDLE;
+ end if;
+
+ when COUNT =>
+ if trg_win_cnt_r(10 downto 0) = TRG_WIN_POST_IN + to_unsigned(4, 11) then
+ TrgWin_STATE <= WIN_END;
+ else
+ TrgWin_STATE <= COUNT;
+ end if;
+
+ when COUNT_CALIBRATION =>
+ if trg_win_cnt_r(11) = '1' then
+ TrgWin_STATE <= WIN_END;
+ else
+ TrgWin_STATE <= COUNT_CALIBRATION;
+ end if;
+
+ when WIN_END =>
+ TrgWin_STATE <= WAIT_NEXT_TRIGGER;
+
+ when WAIT_NEXT_TRIGGER =>
+ if trg_release_200 = '1' then
+ TrgWin_STATE <= IDLE;
+ else
+ TrgWin_STATE <= WAIT_NEXT_TRIGGER;
+ end if;
+ when others =>
+ TrgWin_STATE <= IDLE;
+ end case;
+ end if;
+ end if;
+ end process TrgWinState;
+
+ -- Output depends solely on the current state
+ TrgWinOutput : process (TrgWin_STATE, trg_win_cnt_r)
+ begin
+ trg_win_cnt_f <= x"003";
+ trg_win_end_f <= '0';
+ case TrgWin_STATE is
+ when IDLE =>
+
+ when COUNT =>
+ trg_win_cnt_f <= trg_win_cnt_r + to_unsigned(1, 12);
+
+ when COUNT_CALIBRATION =>
+ trg_win_cnt_f <= trg_win_cnt_r + to_unsigned(1, 12);
+
+ when WIN_END =>
+ trg_win_end_f <= '1';
+ when WAIT_NEXT_TRIGGER =>
+ trg_win_end_f <= '0';
+ end case;
+ end process TrgWinOutput;
+ trg_win_cnt_r <= trg_win_cnt_f when rising_edge(CLK_TDC);
+ trg_win_end_tdc <= trg_win_end_f when rising_edge(CLK_TDC);
+
+ -- syn trg window end strobe to readout clock domain
+ ThePulseSync : pulse_sync
+ port map (
+ CLK_A_IN => CLK_TDC,
+ RESET_A_IN => RESET_TDC,
+ PULSE_A_IN => trg_win_end_tdc,
+ CLK_B_IN => CLK_RDO,
+ RESET_B_IN => RESET_RDO,
+ PULSE_B_OUT => trg_win_end_rdo);
+
+ TRG_WIN_END_TDC_OUT <= trg_win_end_tdc;
+ TRG_WIN_END_RDO_OUT <= trg_win_end_rdo;
+
+ TriggerTime : process (CLK_TDC)
+ begin
+ if rising_edge(CLK_TDC) then
+ if trg_in_2r(0) = '1' and trg_in_3r(0) = '0' then
+ trg_time <= EPOCH_COUNTER_IN & COARSE_COUNTER_IN;
+ end if;
+ if trg_pulse_tdc(0) = '1' then
+ TRG_TIME_OUT <= std_logic_vector(unsigned(trg_time) - to_unsigned(2, 39));
+ end if;
+ end if;
+ end process TriggerTime;
+
+
+end architecture behavioral;
--- /dev/null
+--synchronizes a single bit to a different clock domain
+
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+entity bit_sync is
+ generic(
+ DEPTH : integer := 3
+ );
+ port(
+ RESET : in std_logic; --Reset is neceessary to avoid optimization to shift register
+ CLK0 : in std_logic; --clock for first FF
+ CLK1 : in std_logic; --Clock for other FF
+ D_IN : in std_logic; --Data input
+ D_OUT : out std_logic --Data output
+ );
+end entity;
+
+architecture behavioral of bit_sync is
+
+ signal sync_q : std_logic_vector(DEPTH downto 0);
+
+ attribute syn_preserve : boolean;
+ attribute syn_keep : boolean;
+ attribute syn_keep of sync_q : signal is true;
+ attribute syn_preserve of sync_q : signal is true;
+
+
+begin
+ sync_q(0) <= D_IN;
+ D_OUT <= sync_q(DEPTH);
+
+ process(CLK0)
+ begin
+ if rising_edge(CLK0) then
+ if RESET = '1' then
+ sync_q(1) <= '0';
+ else
+ sync_q(1) <= sync_q(0);
+ end if;
+ end if;
+ end process;
+
+ gen_others : if DEPTH > 1 generate
+ gen_flipflops : for i in 2 to DEPTH generate
+ process(CLK1)
+ begin
+ if rising_edge(CLK1) then
+ if RESET = '1' then
+ sync_q(i) <= '0';
+ else
+ sync_q(i) <= sync_q(i-1);
+ end if;
+ end if;
+ end process;
+ end generate;
+ end generate;
+
+end architecture;
--- /dev/null
+library IEEE;
+use IEEE.STD_LOGIC_1164.all;
+
+entity fallingEdgeDetect is
+ port (CLK : in std_logic;
+ SIGNAL_IN : in std_logic;
+ PULSE_OUT : out std_logic);
+end fallingEdgeDetect;
+
+architecture Behavioral of fallingEdgeDetect is
+
+ signal signal_d : std_logic;
+
+begin
+ signal_d <= SIGNAL_IN when rising_edge(CLK);
+ PULSE_OUT <= (not SIGNAL_IN) and signal_d when rising_edge(CLK);
+end Behavioral;
--- /dev/null
+-------------------------------------------------------------------------------
+-- Title : Hit Multiplexer
+-- Project : FPGA TDC
+-------------------------------------------------------------------------------
+-- File : hit_mux.vhd
+-- Author : Cahit Ugur <c.ugur@gsi.de>
+-- Created : 2014-03-26
+-- Last update: 2014-12-04
+-------------------------------------------------------------------------------
+-- Description: Entity to decide the hit for the channels between physical or
+-- calibration hits.
+-------------------------------------------------------------------------------
+-- Copyright (c) 2014
+-------------------------------------------------------------------------------
+-- Revisions :
+-- Date Version Author Description
+-- 2014-03-26 1.0 cugur Created
+-------------------------------------------------------------------------------
+
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+
+entity hit_mux is
+
+ port (
+ CH_EN_IN : in std_logic; -- channel enable signal
+ CALIBRATION_EN_IN : in std_logic; -- calibration enable signal
+ HIT_CALIBRATION_IN : in std_logic; -- hit signal for calibration purposes
+ HIT_PHYSICAL_IN : in std_logic; -- physical hit signal
+ HIT_OUT : out std_logic); -- hit signal to the delay lines
+end entity hit_mux;
+
+architecture behavioral of hit_mux is
+
+ signal ch_en : std_logic;
+ signal calibration_en : std_logic;
+ signal hit_calibration : std_logic;
+ signal hit_physical : std_logic;
+ signal hit : std_logic;
+
+ attribute syn_keep : boolean;
+ attribute syn_keep of ch_en : signal is true;
+ attribute syn_keep of calibration_en : signal is true;
+ attribute syn_keep of hit_calibration : signal is true;
+ attribute syn_keep of hit_physical : signal is true;
+ attribute syn_keep of hit : signal is true;
+ --attribute syn_preserve : boolean;
+ --attribute syn_preserve of coarse_cntr : signal is true;
+ attribute nomerge : string;
+ attribute nomerge of ch_en : signal is "true";
+ attribute nomerge of calibration_en : signal is "true";
+ attribute nomerge of hit_calibration : signal is "true";
+ attribute nomerge of hit_physical : signal is "true";
+ attribute nomerge of hit : signal is "true";
+
+
+begin -- architecture behavioral
+
+ ch_en <= CH_EN_IN;
+ calibration_en <= CALIBRATION_EN_IN;
+ hit_calibration <= HIT_CALIBRATION_IN;
+ hit_physical <= HIT_PHYSICAL_IN;
+
+ process (ch_en, calibration_en, hit_calibration, hit_physical)
+ begin
+ if ch_en = '1' then
+ if calibration_en = '1' then
+ hit <= hit_calibration;
+ else
+ hit <= hit_physical;
+ end if;
+ else
+ hit <= '0';
+ end if;
+ end process;
+
+ HIT_OUT <= hit;
+
+end architecture behavioral;
--- /dev/null
+library IEEE;
+use IEEE.STD_LOGIC_1164.all;
+
+entity risingEdgeDetect is
+ port (CLK : in std_logic;
+ SIGNAL_IN : in std_logic;
+ PULSE_OUT : out std_logic);
+end risingEdgeDetect;
+
+architecture Behavioral of risingEdgeDetect is
+
+ signal signal_d : std_logic;
+
+begin
+ signal_d <= SIGNAL_IN when rising_edge(CLK);
+ PULSE_OUT <= (not signal_d) and SIGNAL_IN when rising_edge(CLK);
+end Behavioral;
--- /dev/null
+<?xml version="1.0" encoding="UTF-8"?>
+<DiamondModule name="ROM_encoder_3" module="ROM" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2014 05 09 15:03:02.046" version="5.1" type="Module" synthesis="" source_format="VHDL">
+ <Package>
+ <File name="ROM_encoder_3.lpc" type="lpc" modified="2014 05 09 15:03:00.000"/>
+ <File name="ROM_encoder_3.vhd" type="top_level_vhdl" modified="2014 05 09 15:03:00.000"/>
+ <File name="ROM_encoder_3_tmpl.vhd" type="template_vhdl" modified="2014 05 09 15:03:00.000"/>
+ <File name="rom_encoder.mem" type="mem" modified="2012 04 16 15:08:17.000"/>
+ <File name="tb_ROM_encoder_3_tmpl.vhd" type="testbench_vhdl" modified="2014 05 09 15:03:00.000"/>
+ </Package>
+</DiamondModule>
--- /dev/null
+[Device]
+Family=latticeecp3
+PartType=LFE3-150EA
+PartName=LFE3-150EA-8FN672C
+SpeedGrade=8
+Package=FPBGA672
+OperatingCondition=COM
+Status=P
+
+[IP]
+VendorName=Lattice Semiconductor Corporation
+CoreType=LPM
+CoreStatus=Demo
+CoreName=ROM
+CoreRevision=5.1
+ModuleName=ROM_encoder_3
+SourceFormat=VHDL
+ParameterFileVersion=1.0
+Date=05/09/2014
+Time=15:03:00
+
+[Parameters]
+Verilog=0
+VHDL=1
+EDIF=1
+Destination=Synplicity
+Expression=BusA(0 to 7)
+Order=Big Endian [MSB:LSB]
+IO=0
+Address=1024
+Data=8
+adPipeline=0
+inPipeline=0
+outPipeline=1
+MOR=0
+InData=Registered
+AdControl=Registered
+MemFile=rom_encoder.mem
+MemFormat=orca
+Reset=Sync
+Pad=0
+GSR=Enabled
+EnECC=0
+Optimization=Speed
+Pipeline=0
+
+[FilesGenerated]
+rom_encoder.mem=mem
--- /dev/null
+-- VHDL netlist generated by SCUBA Diamond_3.0_Production (94)
+-- Module Version: 5.1
+--/opt/lattice/diamond/3.0_x64/ispfpga/bin/lin64/scuba -w -n ROM_encoder_3 -lang vhdl -synth synplify -bus_exp 7 -bb -arch ep5c00 -type bram -wp 00 -rp 1100 -addr_width 10 -data_width 8 -num_rows 1024 -outdata REGISTERED -memfile rom_encoder.mem -memformat orca -cascade -1 -e
+
+-- Fri May 9 15:03:00 2014
+
+library IEEE;
+use IEEE.std_logic_1164.all;
+-- synopsys translate_off
+library ecp3;
+use ecp3.components.all;
+-- synopsys translate_on
+
+entity ROM_encoder_3 is
+ port (
+ Address: in std_logic_vector(9 downto 0);
+ OutClock: in std_logic;
+ OutClockEn: in std_logic;
+ Reset: in std_logic;
+ Q: out std_logic_vector(7 downto 0));
+end ROM_encoder_3;
+
+architecture Structure of ROM_encoder_3 is
+
+ -- internal signal declarations
+ signal scuba_vhi: std_logic;
+ signal scuba_vlo: std_logic;
+
+ -- local component declarations
+ component VHI
+ port (Z: out std_logic);
+ end component;
+ component VLO
+ port (Z: out std_logic);
+ end component;
+ component DP16KC
+ generic (INITVAL_3F : in String; INITVAL_3E : in String;
+ INITVAL_3D : in String; INITVAL_3C : in String;
+ INITVAL_3B : in String; INITVAL_3A : in String;
+ INITVAL_39 : in String; INITVAL_38 : in String;
+ INITVAL_37 : in String; INITVAL_36 : in String;
+ INITVAL_35 : in String; INITVAL_34 : in String;
+ INITVAL_33 : in String; INITVAL_32 : in String;
+ INITVAL_31 : in String; INITVAL_30 : in String;
+ INITVAL_2F : in String; INITVAL_2E : in String;
+ INITVAL_2D : in String; INITVAL_2C : in String;
+ INITVAL_2B : in String; INITVAL_2A : in String;
+ INITVAL_29 : in String; INITVAL_28 : in String;
+ INITVAL_27 : in String; INITVAL_26 : in String;
+ INITVAL_25 : in String; INITVAL_24 : in String;
+ INITVAL_23 : in String; INITVAL_22 : in String;
+ INITVAL_21 : in String; INITVAL_20 : in String;
+ INITVAL_1F : in String; INITVAL_1E : in String;
+ INITVAL_1D : in String; INITVAL_1C : in String;
+ INITVAL_1B : in String; INITVAL_1A : in String;
+ INITVAL_19 : in String; INITVAL_18 : in String;
+ INITVAL_17 : in String; INITVAL_16 : in String;
+ INITVAL_15 : in String; INITVAL_14 : in String;
+ INITVAL_13 : in String; INITVAL_12 : in String;
+ INITVAL_11 : in String; INITVAL_10 : in String;
+ INITVAL_0F : in String; INITVAL_0E : in String;
+ INITVAL_0D : in String; INITVAL_0C : in String;
+ INITVAL_0B : in String; INITVAL_0A : in String;
+ INITVAL_09 : in String; INITVAL_08 : in String;
+ INITVAL_07 : in String; INITVAL_06 : in String;
+ INITVAL_05 : in String; INITVAL_04 : in String;
+ INITVAL_03 : in String; INITVAL_02 : in String;
+ INITVAL_01 : in String; INITVAL_00 : in String;
+ GSR : in String; WRITEMODE_B : in String;
+ WRITEMODE_A : in String; CSDECODE_B : in String;
+ CSDECODE_A : in String; REGMODE_B : in String;
+ REGMODE_A : in String; DATA_WIDTH_B : in Integer;
+ DATA_WIDTH_A : in Integer);
+ port (DIA0: in std_logic; DIA1: in std_logic;
+ DIA2: in std_logic; DIA3: in std_logic;
+ DIA4: in std_logic; DIA5: in std_logic;
+ DIA6: in std_logic; DIA7: in std_logic;
+ DIA8: in std_logic; DIA9: in std_logic;
+ DIA10: in std_logic; DIA11: in std_logic;
+ DIA12: in std_logic; DIA13: in std_logic;
+ DIA14: in std_logic; DIA15: in std_logic;
+ DIA16: in std_logic; DIA17: in std_logic;
+ ADA0: in std_logic; ADA1: in std_logic;
+ ADA2: in std_logic; ADA3: in std_logic;
+ ADA4: in std_logic; ADA5: in std_logic;
+ ADA6: in std_logic; ADA7: in std_logic;
+ ADA8: in std_logic; ADA9: in std_logic;
+ ADA10: in std_logic; ADA11: in std_logic;
+ ADA12: in std_logic; ADA13: in std_logic;
+ CEA: in std_logic; CLKA: in std_logic; OCEA: in std_logic;
+ WEA: in std_logic; CSA0: in std_logic; CSA1: in std_logic;
+ CSA2: in std_logic; RSTA: in std_logic;
+ DIB0: in std_logic; DIB1: in std_logic;
+ DIB2: in std_logic; DIB3: in std_logic;
+ DIB4: in std_logic; DIB5: in std_logic;
+ DIB6: in std_logic; DIB7: in std_logic;
+ DIB8: in std_logic; DIB9: in std_logic;
+ DIB10: in std_logic; DIB11: in std_logic;
+ DIB12: in std_logic; DIB13: in std_logic;
+ DIB14: in std_logic; DIB15: in std_logic;
+ DIB16: in std_logic; DIB17: in std_logic;
+ ADB0: in std_logic; ADB1: in std_logic;
+ ADB2: in std_logic; ADB3: in std_logic;
+ ADB4: in std_logic; ADB5: in std_logic;
+ ADB6: in std_logic; ADB7: in std_logic;
+ ADB8: in std_logic; ADB9: in std_logic;
+ ADB10: in std_logic; ADB11: in std_logic;
+ ADB12: in std_logic; ADB13: in std_logic;
+ CEB: in std_logic; CLKB: in std_logic; OCEB: in std_logic;
+ WEB: in std_logic; CSB0: in std_logic; CSB1: in std_logic;
+ CSB2: in std_logic; RSTB: in std_logic;
+ DOA0: out std_logic; DOA1: out std_logic;
+ DOA2: out std_logic; DOA3: out std_logic;
+ DOA4: out std_logic; DOA5: out std_logic;
+ DOA6: out std_logic; DOA7: out std_logic;
+ DOA8: out std_logic; DOA9: out std_logic;
+ DOA10: out std_logic; DOA11: out std_logic;
+ DOA12: out std_logic; DOA13: out std_logic;
+ DOA14: out std_logic; DOA15: out std_logic;
+ DOA16: out std_logic; DOA17: out std_logic;
+ DOB0: out std_logic; DOB1: out std_logic;
+ DOB2: out std_logic; DOB3: out std_logic;
+ DOB4: out std_logic; DOB5: out std_logic;
+ DOB6: out std_logic; DOB7: out std_logic;
+ DOB8: out std_logic; DOB9: out std_logic;
+ DOB10: out std_logic; DOB11: out std_logic;
+ DOB12: out std_logic; DOB13: out std_logic;
+ DOB14: out std_logic; DOB15: out std_logic;
+ DOB16: out std_logic; DOB17: out std_logic);
+ end component;
+ attribute MEM_LPC_FILE : string;
+ attribute MEM_INIT_FILE : string;
+ attribute RESETMODE : string;
+ attribute MEM_LPC_FILE of ROM_encoder_3_0_0_0 : label is "ROM_encoder_3.lpc";
+ attribute MEM_INIT_FILE of ROM_encoder_3_0_0_0 : label is "rom_encoder.mem";
+ attribute RESETMODE of ROM_encoder_3_0_0_0 : label is "SYNC";
+ attribute NGD_DRC_MASK : integer;
+ attribute NGD_DRC_MASK of Structure : architecture is 1;
+
+begin
+ -- component instantiation statements
+ scuba_vhi_inst: VHI
+ port map (Z=>scuba_vhi);
+
+ scuba_vlo_inst: VLO
+ port map (Z=>scuba_vlo);
+
+ ROM_encoder_3_0_0_0: DP16KC
+ generic map (INITVAL_3F=> "0x00000000800008000081000000000000000000820000000081000820008200000000000008200083",
+ INITVAL_3E=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000084",
+ INITVAL_3D=> "0x00000000000000000000000000000000000000000000000083000830008300000000000008400084",
+ INITVAL_3C=> "0x00000000000000000000000000000000000000000000000000000840008400000000000008500085",
+ INITVAL_3B=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_3A=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_39=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000085",
+ INITVAL_38=> "0x00000000000000000000000000000000000000000000000000000000008500000000000008600086",
+ INITVAL_37=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_36=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_35=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000085",
+ INITVAL_34=> "0x00000000000000000000000000000000000000000000000000000000008600000000000008600086",
+ INITVAL_33=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_32=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_31=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000086",
+ INITVAL_30=> "0x00000000000000000000000000000000000000000000000000000000008700000000000008700087",
+ INITVAL_2F=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_2E=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_2D=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_2C=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_2B=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_2A=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_29=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_28=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_27=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_26=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_25=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_24=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_23=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_22=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_21=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_20=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_1F=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_1E=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_1D=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_1C=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_1B=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_1A=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_19=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_18=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_17=> "0x00086000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_16=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_15=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_14=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_13=> "0x00085000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_12=> "0x00084000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_11=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_10=> "0x00083000000000000000000000000000000000000008200000000000000000081000800000000000",
+ INITVAL_0F=> "0x00087000000000000000000870000000000000000000000000000000000000000000000000000000",
+ INITVAL_0E=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_0D=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_0C=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_0B=> "0x00086000000000000000000860000000000000000000000000000000000000000000000000000000",
+ INITVAL_0A=> "0x00085000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_09=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_08=> "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_07=> "0x00086000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_06=> "0x00085000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_05=> "0x00085000000000000000000000000000000000000000000000000000000000000000000000000000",
+ INITVAL_04=> "0x00084000000000000000000840000000000000000000000000000000000000083000830000000000",
+ INITVAL_03=> "0x00085000000000000000000840000000000000000000000000000000000000000000000000000000",
+ INITVAL_02=> "0x00084000000000000000000840008400000000000000000000000000000000000000000000000000",
+ INITVAL_01=> "0x00084000000000000000000830000000000000000000000000000000000000082000820000000000",
+ INITVAL_00=> "0x00083000000000000000000820008200081000000008200082000810000000081000800008000000",
+ CSDECODE_B=> "0b111", CSDECODE_A=> "0b000", WRITEMODE_B=> "NORMAL",
+ WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", REGMODE_B=> "NOREG",
+ REGMODE_A=> "OUTREG", DATA_WIDTH_B=> 18, DATA_WIDTH_A=> 18)
+ port map (DIA0=>scuba_vlo, DIA1=>scuba_vlo, DIA2=>scuba_vlo,
+ DIA3=>scuba_vlo, DIA4=>scuba_vlo, DIA5=>scuba_vlo,
+ DIA6=>scuba_vlo, DIA7=>scuba_vlo, DIA8=>scuba_vlo,
+ DIA9=>scuba_vlo, DIA10=>scuba_vlo, DIA11=>scuba_vlo,
+ DIA12=>scuba_vlo, DIA13=>scuba_vlo, DIA14=>scuba_vlo,
+ DIA15=>scuba_vlo, DIA16=>scuba_vlo, DIA17=>scuba_vlo,
+ ADA0=>scuba_vlo, ADA1=>scuba_vlo, ADA2=>scuba_vlo,
+ ADA3=>scuba_vlo, ADA4=>Address(0), ADA5=>Address(1),
+ ADA6=>Address(2), ADA7=>Address(3), ADA8=>Address(4),
+ ADA9=>Address(5), ADA10=>Address(6), ADA11=>Address(7),
+ ADA12=>Address(8), ADA13=>Address(9), CEA=>OutClockEn,
+ CLKA=>OutClock, OCEA=>OutClockEn, WEA=>scuba_vlo,
+ CSA0=>scuba_vlo, CSA1=>scuba_vlo, CSA2=>scuba_vlo,
+ RSTA=>Reset, DIB0=>scuba_vlo, DIB1=>scuba_vlo,
+ DIB2=>scuba_vlo, DIB3=>scuba_vlo, DIB4=>scuba_vlo,
+ DIB5=>scuba_vlo, DIB6=>scuba_vlo, DIB7=>scuba_vlo,
+ DIB8=>scuba_vlo, DIB9=>scuba_vlo, DIB10=>scuba_vlo,
+ DIB11=>scuba_vlo, DIB12=>scuba_vlo, DIB13=>scuba_vlo,
+ DIB14=>scuba_vlo, DIB15=>scuba_vlo, DIB16=>scuba_vlo,
+ DIB17=>scuba_vlo, ADB0=>scuba_vlo, ADB1=>scuba_vlo,
+ ADB2=>scuba_vlo, ADB3=>scuba_vlo, ADB4=>scuba_vlo,
+ ADB5=>scuba_vlo, ADB6=>scuba_vlo, ADB7=>scuba_vlo,
+ ADB8=>scuba_vlo, ADB9=>scuba_vlo, ADB10=>scuba_vlo,
+ ADB11=>scuba_vlo, ADB12=>scuba_vlo, ADB13=>scuba_vlo,
+ CEB=>scuba_vhi, CLKB=>scuba_vlo, OCEB=>scuba_vhi,
+ WEB=>scuba_vlo, CSB0=>scuba_vlo, CSB1=>scuba_vlo,
+ CSB2=>scuba_vlo, RSTB=>scuba_vlo, DOA0=>Q(0), DOA1=>Q(1),
+ DOA2=>Q(2), DOA3=>Q(3), DOA4=>Q(4), DOA5=>Q(5), DOA6=>Q(6),
+ DOA7=>Q(7), DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open,
+ DOA12=>open, DOA13=>open, DOA14=>open, DOA15=>open,
+ DOA16=>open, DOA17=>open, DOB0=>open, DOB1=>open, DOB2=>open,
+ DOB3=>open, DOB4=>open, DOB5=>open, DOB6=>open, DOB7=>open,
+ DOB8=>open, DOB9=>open, DOB10=>open, DOB11=>open,
+ DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open,
+ DOB16=>open, DOB17=>open);
+
+end Structure;
+
+-- synopsys translate_off
+library ecp3;
+configuration Structure_CON of ROM_encoder_3 is
+ for Structure
+ for all:VHI use entity ecp3.VHI(V); end for;
+ for all:VLO use entity ecp3.VLO(V); end for;
+ for all:DP16KC use entity ecp3.DP16KC(V); end for;
+ end for;
+end Structure_CON;
+
+-- synopsys translate_on
--- /dev/null
+001 : 80
+002 : 80
+003 : 81
+005 : 81
+006 : 82
+007 : 82
+009 : 81
+00A : 82
+00B : 82
+00F : 83
+012 : 82
+013 : 82
+01B : 83
+01F : 84
+02A : 84
+02B : 84
+02F : 84
+03B : 84
+03F : 85
+042 : 83
+043 : 83
+04B : 84
+04F : 84
+05F : 85
+06F : 85
+07F : 86
+0AF : 85
+0BB : 86
+0BF : 86
+0FB : 87
+0FF : 87
+102 : 80
+103 : 81
+107 : 82
+10F : 83
+12F : 84
+13F : 85
+17F : 86
+
+300 : 87
+301 : 87
+304 : 87
+310 : 86
+340 : 86
+341 : 86
+344 : 86
+350 : 85
+380 : 86
+381 : 86
+384 : 85
+390 : 85
+3C0 : 85
+3C1 : 85
+3C4 : 84
+3C5 : 84
+3D0 : 84
+3D1 : 84
+3D4 : 83
+3D5 : 83
+3D6 : 83
+3E0 : 84
+3F0 : 83
+3F1 : 82
+3F4 : 82
+3F5 : 82
+3F6 : 81
+3F8 : 82
+3FC : 81
+3FD : 80
+3FE : 80
--- /dev/null
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+library work;
+use work.trb_net_std.all;
+
+package tdc_components is
+
+ component TDC is
+ generic (
+ CHANNEL_NUMBER : integer range 2 to 65;
+ STATUS_REG_NR : integer range 0 to 31;
+ CONTROL_REG_NR : integer range 0 to 6;
+ TDC_VERSION : std_logic_vector(11 downto 0);
+ DEBUG : integer range 0 to 1 := c_YES;
+ SIMULATION : integer range 0 to 1 := c_NO);
+ port (
+ RESET : in std_logic;
+ CLK_TDC : in std_logic;
+ CLK_READOUT : in std_logic;
+ REFERENCE_TIME : in std_logic;
+ HIT_IN : in std_logic_vector(CHANNEL_NUMBER-1 downto 1);
+ HIT_CAL_IN : in std_logic;
+ TRG_WIN_PRE : in std_logic_vector(10 downto 0);
+ TRG_WIN_POST : in std_logic_vector(10 downto 0);
+ TRG_DATA_VALID_IN : in std_logic := '0';
+ VALID_TIMING_TRG_IN : in std_logic := '0';
+ VALID_NOTIMING_TRG_IN : in std_logic := '0';
+ INVALID_TRG_IN : in std_logic := '0';
+ TMGTRG_TIMEOUT_IN : in std_logic := '0';
+ SPIKE_DETECTED_IN : in std_logic := '0';
+ MULTI_TMG_TRG_IN : in std_logic := '0';
+ SPURIOUS_TRG_IN : in std_logic := '0';
+ TRG_NUMBER_IN : in std_logic_vector(15 downto 0) := (others => '0');
+ TRG_CODE_IN : in std_logic_vector(7 downto 0) := (others => '0');
+ TRG_INFORMATION_IN : in std_logic_vector(23 downto 0) := (others => '0');
+ TRG_TYPE_IN : in std_logic_vector(3 downto 0) := (others => '0');
+ TRG_RELEASE_OUT : out std_logic;
+ TRG_STATUSBIT_OUT : out std_logic_vector(31 downto 0);
+ DATA_OUT : out std_logic_vector(31 downto 0);
+ DATA_WRITE_OUT : out std_logic;
+ DATA_FINISHED_OUT : out std_logic;
+ HCB_READ_EN_IN : in std_logic;
+ HCB_WRITE_EN_IN : in std_logic;
+ HCB_ADDR_IN : in std_logic_vector(6 downto 0);
+ HCB_DATA_OUT : out std_logic_vector(31 downto 0);
+ HCB_DATAREADY_OUT : out std_logic;
+ HCB_UNKNOWN_ADDR_OUT : out std_logic;
+ SRB_READ_EN_IN : in std_logic;
+ SRB_WRITE_EN_IN : in std_logic;
+ SRB_ADDR_IN : in std_logic_vector(6 downto 0);
+ SRB_DATA_OUT : out std_logic_vector(31 downto 0);
+ SRB_DATAREADY_OUT : out std_logic;
+ SRB_UNKNOWN_ADDR_OUT : out std_logic;
+ CDB_READ_EN_IN : in std_logic;
+ CDB_WRITE_EN_IN : in std_logic;
+ CDB_ADDR_IN : in std_logic_vector(6 downto 0);
+ CDB_DATA_OUT : out std_logic_vector(31 downto 0);
+ CDB_DATAREADY_OUT : out std_logic;
+ CDB_UNKNOWN_ADDR_OUT : out std_logic;
+ ESB_READ_EN_IN : in std_logic;
+ ESB_WRITE_EN_IN : in std_logic;
+ ESB_ADDR_IN : in std_logic_vector(6 downto 0);
+ ESB_DATA_OUT : out std_logic_vector(31 downto 0);
+ ESB_DATAREADY_OUT : out std_logic;
+ ESB_UNKNOWN_ADDR_OUT : out std_logic;
+ EFB_READ_EN_IN : in std_logic;
+ EFB_WRITE_EN_IN : in std_logic;
+ EFB_ADDR_IN : in std_logic_vector(6 downto 0);
+ EFB_DATA_OUT : out std_logic_vector(31 downto 0);
+ EFB_DATAREADY_OUT : out std_logic;
+ EFB_UNKNOWN_ADDR_OUT : out std_logic;
+ LHB_READ_EN_IN : in std_logic;
+ LHB_WRITE_EN_IN : in std_logic;
+ LHB_ADDR_IN : in std_logic_vector(6 downto 0);
+ LHB_DATA_OUT : out std_logic_vector(31 downto 0);
+ LHB_DATAREADY_OUT : out std_logic;
+ LHB_UNKNOWN_ADDR_OUT : out std_logic;
+ LOGIC_ANALYSER_OUT : out std_logic_vector(15 downto 0);
+ CONTROL_REG_IN : in std_logic_vector(32*CONTROL_REG_NR-1 downto 0));
+ end component TDC;
+
+ component Channel
+ generic (
+ CHANNEL_ID : integer range 0 to 64;
+ DEBUG : integer range 0 to 1;
+ SIMULATION : integer range 0 to 1;
+ REFERENCE : integer range 0 to 1);
+ port (
+ RESET_200 : in std_logic;
+ RESET_100 : in std_logic;
+ RESET_COUNTERS : in std_logic;
+ CLK_200 : in std_logic;
+ CLK_100 : in std_logic;
+ HIT_IN : in std_logic;
+ HIT_EDGE_IN : in std_logic;
+ TRG_WIN_END_TDC_IN : in std_logic;
+ TRG_WIN_END_RDO_IN : in std_logic;
+ READ_EN_IN : in std_logic;
+ FIFO_DATA_OUT : out std_logic_vector(35 downto 0);
+ FIFO_DATA_VALID_OUT : out std_logic;
+ FIFO_EMPTY_OUT : out std_logic;
+ FIFO_FULL_OUT : out std_logic;
+ FIFO_ALMOST_EMPTY_OUT : out std_logic;
+ COARSE_COUNTER_IN : in std_logic_vector(10 downto 0);
+ EPOCH_COUNTER_IN : in std_logic_vector(27 downto 0);
+ VALID_TIMING_TRG_IN : in std_logic;
+ VALID_NOTIMING_TRG_IN : in std_logic;
+ SPIKE_DETECTED_IN : in std_logic;
+ MULTI_TMG_TRG_IN : in std_logic;
+ EPOCH_WRITE_EN_IN : in std_logic;
+ LOST_HIT_NUMBER : out std_logic_vector(23 downto 0);
+ HIT_DETECT_NUMBER : out std_logic_vector(30 downto 0);
+ ENCODER_START_NUMBER : out std_logic_vector(23 downto 0);
+ ENCODER_FINISHED_NUMBER : out std_logic_vector(23 downto 0);
+ FIFO_WRITE_NUMBER : out std_logic_vector(23 downto 0);
+ Channel_200_DEBUG_OUT : out std_logic_vector(31 downto 0);
+ Channel_DEBUG_OUT : out std_logic_vector(31 downto 0));
+ end component;
+
+ component Channel_200 is
+ generic (
+ CHANNEL_ID : integer range 0 to 64;
+ DEBUG : integer range 0 to 1;
+ SIMULATION : integer range 0 to 1;
+ REFERENCE : integer range 0 to 1);
+ port (
+ CLK_200 : in std_logic;
+ RESET_200 : in std_logic;
+ CLK_100 : in std_logic;
+ RESET_100 : in std_logic;
+ HIT_IN : in std_logic;
+ HIT_EDGE_IN : in std_logic;
+ TRG_WIN_END_TDC_IN : in std_logic;
+ TRG_WIN_END_RDO_IN : in std_logic;
+ EPOCH_COUNTER_IN : in std_logic_vector(27 downto 0);
+ COARSE_COUNTER_IN : in std_logic_vector(10 downto 0);
+ READ_EN_IN : in std_logic;
+ FIFO_DATA_OUT : out std_logic_vector(35 downto 0);
+ FIFO_DATA_VALID_OUT : out std_logic;
+ VALID_TIMING_TRG_IN : in std_logic;
+ VALID_NOTIMING_TRG_IN : in std_logic;
+ SPIKE_DETECTED_IN : in std_logic;
+ MULTI_TMG_TRG_IN : in std_logic;
+ EPOCH_WRITE_EN_IN : in std_logic;
+ ENCODER_START_OUT : out std_logic;
+ ENCODER_FINISHED_OUT : out std_logic;
+ FIFO_WRITE_OUT : out std_logic;
+ CHANNEL_200_DEBUG_OUT : out std_logic_vector(31 downto 0));
+ end component Channel_200;
+
+ component Readout_Header is
+ port (
+ RESET_100 : in std_logic;
+ CLK_100 : in std_logic;
+ VALID_TIMING_TRG_IN : in std_logic;
+ VALID_NOTIMING_TRG_IN : in std_logic;
+ INVALID_TRG_IN : in std_logic;
+ TRG_CODE_IN : in std_logic_vector(7 downto 0);
+ TRG_TYPE_IN : in std_logic_vector(3 downto 0);
+ TRG_RELEASE_OUT : out std_logic;
+ TRG_STATUSBIT_OUT : out std_logic_vector(31 downto 0);
+ DATA_OUT : out std_logic_vector(31 downto 0);
+ DATA_WRITE_OUT : out std_logic;
+ DATA_FINISHED_OUT : out std_logic);
+ end component Readout_Header;
+
+ component Readout is
+ generic (
+ CHANNEL_NUMBER : integer range 2 to 65;
+ STATUS_REG_NR : integer range 0 to 31;
+ TDC_VERSION : std_logic_vector(11 downto 0));
+ port (
+ RESET_100 : in std_logic;
+ RESET_200 : in std_logic;
+ RESET_COUNTERS : in std_logic;
+ CLK_100 : in std_logic;
+ CLK_200 : in std_logic;
+ CH_DATA_IN : in std_logic_vector_array_36(0 to CHANNEL_NUMBER);
+ CH_DATA_VALID_IN : in std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ CH_EMPTY_IN : in std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ CH_FULL_IN : in std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ CH_ALMOST_EMPTY_IN : in std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ TRG_DATA_VALID_IN : in std_logic;
+ VALID_TIMING_TRG_IN : in std_logic;
+ VALID_NOTIMING_TRG_IN : in std_logic;
+ INVALID_TRG_IN : in std_logic;
+ TMGTRG_TIMEOUT_IN : in std_logic;
+ SPIKE_DETECTED_IN : in std_logic;
+ MULTI_TMG_TRG_IN : in std_logic;
+ SPURIOUS_TRG_IN : in std_logic;
+ TRG_NUMBER_IN : in std_logic_vector(15 downto 0);
+ TRG_CODE_IN : in std_logic_vector(7 downto 0);
+ TRG_INFORMATION_IN : in std_logic_vector(23 downto 0);
+ TRG_TYPE_IN : in std_logic_vector(3 downto 0);
+ DATA_LIMIT_IN : in unsigned(7 downto 0);
+ TRG_RELEASE_OUT : out std_logic;
+ TRG_STATUSBIT_OUT : out std_logic_vector(31 downto 0);
+ DATA_OUT : out std_logic_vector(31 downto 0);
+ DATA_WRITE_OUT : out std_logic;
+ DATA_FINISHED_OUT : out std_logic;
+ READ_EN_OUT : out std_logic_vector(CHANNEL_NUMBER-1 downto 0);
+ TRG_WIN_PRE_IN : in std_logic_vector(10 downto 0);
+ TRG_WIN_POST_IN : in std_logic_vector(10 downto 0);
+ TRG_WIN_EN_IN : in std_logic;
+ TRG_WIN_END_TDC_IN : in std_logic;
+ TRG_WIN_END_RDO_IN : in std_logic;
+ TRG_TDC_IN : in std_logic;
+ TRG_TIME_IN : in std_logic_vector(38 downto 0);
+ COARSE_COUNTER_IN : in std_logic_vector(10 downto 0);
+ EPOCH_COUNTER_IN : in std_logic_vector(27 downto 0);
+ DEBUG_MODE_EN_IN : in std_logic;
+ STATUS_REGISTERS_BUS_OUT : out std_logic_vector_array_32(0 to STATUS_REG_NR-1);
+ READOUT_DEBUG : out std_logic_vector(31 downto 0);
+ REFERENCE_TIME : in std_logic);
+ end component Readout;
+
+ component TriggerHandler is
+ generic (
+ TRIGGER_NUM : integer;
+ PHYSICAL_EVENT_TRG_NUM : integer);
+ port (
+ CLK_TRG : in std_logic;
+ CLK_RDO : in std_logic;
+ CLK_TDC : in std_logic;
+ RESET_TRG : in std_logic;
+ RESET_RDO : in std_logic;
+ RESET_TDC : in std_logic;
+ VALID_NOTIMING_TRG_IN : in std_logic;
+ TRG_TYPE_IN : in std_logic_vector(3 downto 0);
+ TRG_RELEASE_IN : in std_logic;
+ TRG_IN : in std_logic_vector(TRIGGER_NUM-1 downto 0);
+ TRG_RDO_OUT : out std_logic_vector(TRIGGER_NUM-1 downto 0);
+ TRG_TDC_OUT : out std_logic_vector(TRIGGER_NUM-1 downto 0);
+ TRG_WIN_EN_IN : in std_logic;
+ TRG_WIN_POST_IN : in unsigned(10 downto 0);
+ TRG_WIN_END_RDO_OUT : out std_logic;
+ TRG_WIN_END_TDC_OUT : out std_logic;
+ COARSE_COUNTER_IN : in std_logic_vector(10 downto 0);
+ EPOCH_COUNTER_IN : in std_logic_vector(27 downto 0);
+ TRG_TIME_OUT : out std_logic_vector(38 downto 0) := (others => '0'));
+ end component TriggerHandler;
+
+ component LogicAnalyser
+ generic (
+ CHANNEL_NUMBER : integer range 2 to 65);
+ port (
+ CLK : in std_logic;
+ RESET : in std_logic;
+ DATA_IN : in std_logic_vector(3*32-1 downto 0);
+ CONTROL_IN : in std_logic_vector(3 downto 0);
+ DATA_OUT : out std_logic_vector(15 downto 0));
+ end component;
+
+ component BusHandler
+ generic (
+ BUS_LENGTH : integer range 0 to 64 := 2);
+ port (
+ RESET : in std_logic;
+ CLK : in std_logic;
+ DATA_IN : in std_logic_vector_array_32(0 to BUS_LENGTH);
+ READ_EN_IN : in std_logic;
+ WRITE_EN_IN : in std_logic;
+ ADDR_IN : in std_logic_vector(6 downto 0);
+ DATA_OUT : out std_logic_vector(31 downto 0);
+ DATAREADY_OUT : out std_logic;
+ UNKNOWN_ADDR_OUT : out std_logic);
+ end component;
+
+ component ROM_FIFO
+ port (
+ Address : in std_logic_vector(7 downto 0);
+ OutClock : in std_logic;
+ OutClockEn : in std_logic;
+ Reset : in std_logic;
+ Q : out std_logic_vector(3 downto 0));
+ end component;
+
+ component Stretcher is
+ generic (
+ CHANNEL : integer range 1 to 64;
+ DEPTH : integer range 1 to 10);
+ port (
+ PULSE_IN : in std_logic_vector(CHANNEL-1 downto 0);
+ PULSE_OUT : out std_logic_vector(CHANNEL-1 downto 0));
+ end component Stretcher;
+
+ component Stretcher_A is
+ generic (
+ CHANNEL : integer range 1 to 64;
+ DEPTH : integer range 1 to 10);
+ port (
+ PULSE_IN : in std_logic_vector(CHANNEL*DEPTH downto 1);
+ PULSE_OUT : out std_logic_vector(CHANNEL*DEPTH-1 downto 0));
+ end component Stretcher_A;
+
+ component Stretcher_B is
+ generic (
+ CHANNEL : integer range 1 to 64;
+ DEPTH : integer range 1 to 10);
+ port (
+ PULSE_IN : in std_logic_vector(CHANNEL*DEPTH-1 downto 1);
+ PULSE_OUT : out std_logic_vector(CHANNEL*DEPTH-1 downto 1));
+ end component Stretcher_B;
+
+ component up_counter
+ generic (
+ NUMBER_OF_BITS : positive);
+ port (
+ CLK : in std_logic;
+ RESET : in std_logic;
+ COUNT_OUT : out std_logic_vector(NUMBER_OF_BITS-1 downto 0);
+ UP_IN : in std_logic);
+ end component;
+
+ component Adder_304
+ port (
+ CLK : in std_logic;
+ RESET : in std_logic;
+ DataA : in std_logic_vector(303 downto 0);
+ DataB : in std_logic_vector(303 downto 0);
+ ClkEn : in std_logic;
+ Result : out std_logic_vector(303 downto 0));
+ end component;
+
+ component Encoder_304_Bit is
+ port (
+ RESET : in std_logic;
+ CLK : in std_logic;
+ START_IN : in std_logic;
+ THERMOCODE_IN : in std_logic_vector(303 downto 0);
+ FINISHED_OUT : out std_logic;
+ BINARY_CODE_OUT : out std_logic_vector(9 downto 0);
+ ENCODER_INFO_OUT : out std_logic_vector(1 downto 0);
+ ENCODER_DEBUG : out std_logic_vector(31 downto 0));
+ end component Encoder_304_Bit;
+
+ component hit_mux is
+ port (
+ CH_EN_IN : in std_logic;
+ CALIBRATION_EN_IN : in std_logic;
+ HIT_CALIBRATION_IN : in std_logic;
+ HIT_PHYSICAL_IN : in std_logic;
+ HIT_OUT : out std_logic);
+ end component hit_mux;
+
+ component ROM_encoder_3
+ port (
+ Address : in std_logic_vector(9 downto 0);
+ OutClock : in std_logic;
+ OutClockEn : in std_logic;
+ Reset : in std_logic;
+ Q : out std_logic_vector(7 downto 0));
+ end component;
+
+ component ROM4_Encoder is
+ port (
+ Address : in std_logic_vector(9 downto 0);
+ OutClock : in std_logic;
+ OutClockEn : in std_logic;
+ Reset : in std_logic;
+ Q : out std_logic_vector(7 downto 0));
+ end component ROM4_Encoder;
+
+
+end package tdc_components;
--- /dev/null
+!!#################################################################
+# TDC Constraints
+#################################################################
+##############################################################################
+## DELAY LINE and HIT BUFFER PLACEMENTS ##
+##############################################################################
+##############################################################################
+UGROUP "Ref_Ch" BBOX 1 51
+ BLKNAME THE_TDC/ReferenceChannel/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "Ref_Ch" SITE "R32C2D" ;
+UGROUP "hitBuf_ref" BBOX 1 1
+ BLKNAME THE_TDC/ReferenceChannel/sync_q_0[2]
+ BLKNAME THE_TDC/hit_mux_ref;
+LOCATE UGROUP "hitBuf_ref" SITE "R33C4D" ;
+UGROUP "Ref_ff_en" BBOX 1 1
+ BLKNAME THE_TDC/ReferenceChannel/Channel200/ff_array_en_1;
+LOCATE UGROUP "Ref_ff_en" SITE "R32C27D" ;
+#
+UGROUP "FC_1" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.1.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_1" SITE "R30C2D" ;
+UGROUP "hitBuf_1" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.1.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.1.hit_mux_ch;
+LOCATE UGROUP "hitBuf_1" SITE "R31C4D" ;
+UGROUP "ff_en_1" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.1.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_1" SITE "R30C27D" ;
+#
+UGROUP "FC_2" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.2.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_2" SITE "R48C2D" ;
+UGROUP "hitBuf_2" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.2.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.2.hit_mux_ch;
+LOCATE UGROUP "hitBuf_2" SITE "R49C4D" ;
+UGROUP "ff_en_2" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.2.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_2" SITE "R48C27D" ;
+#
+UGROUP "FC_3" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.3.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_3" SITE "R35C2D" ;
+UGROUP "hitBuf_3" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.3.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.3.hit_mux_ch;
+LOCATE UGROUP "hitBuf_3" SITE "R36C4D" ;
+UGROUP "ff_en_3" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.3.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_3" SITE "R35C27D" ;
+#
+UGROUP "FC_4" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.4.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_4" SITE "R37C2D" ;
+UGROUP "hitBuf_4" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.4.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.4.hit_mux_ch;
+LOCATE UGROUP "hitBuf_4" SITE "R38C4D" ;
+UGROUP "ff_en_4" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.4.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_4" SITE "R37C27D" ;
+#
+UGROUP "FC_5" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.5.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_5" SITE "R50C2D" ;
+UGROUP "hitBuf_5" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.5.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.5.hit_mux_ch;
+LOCATE UGROUP "hitBuf_5" SITE "R51C4D" ;
+UGROUP "ff_en_5" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.5.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_5" SITE "R50C27D" ;
+#
+UGROUP "FC_6" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.6.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_6" SITE "R71C2D" ;
+UGROUP "hitBuf_6" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.6.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.6.hit_mux_ch;
+LOCATE UGROUP "hitBuf_6" SITE "R72C4D" ;
+UGROUP "ff_en_6" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.6.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_6" SITE "R71C27D" ;
+#
+UGROUP "FC_7" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.7.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_7" SITE "R86C2D" ;
+UGROUP "hitBuf_7" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.7.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.7.hit_mux_ch;
+LOCATE UGROUP "hitBuf_7" SITE "R87C4D" ;
+UGROUP "ff_en_7" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.7.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_7" SITE "R86C27D" ;
+#
+UGROUP "FC_8" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.8.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_8" SITE "R84C2D" ;
+UGROUP "hitBuf_8" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.8.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.8.hit_mux_ch;
+LOCATE UGROUP "hitBuf_8" SITE "R85C4D" ;
+UGROUP "ff_en_8" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.8.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_8" SITE "R84C27D" ;
+#
+UGROUP "FC_9" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.9.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_9" SITE "R73C2D" ;
+UGROUP "hitBuf_9" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.9.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.9.hit_mux_ch;
+LOCATE UGROUP "hitBuf_9" SITE "R74C4D" ;
+UGROUP "ff_en_9" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.9.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_9" SITE "R73C27D" ;
+#
+UGROUP "FC_10" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.10.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_10" SITE "R102C2D" ;
+UGROUP "hitBuf_10" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.10.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.10.hit_mux_ch;
+LOCATE UGROUP "hitBuf_10" SITE "R103C4D" ;
+UGROUP "ff_en_10" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.10.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_10" SITE "R102C27D" ;
+#
+UGROUP "FC_11" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.11.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_11" SITE "R104C2D" ;
+UGROUP "hitBuf_11" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.11.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.11.hit_mux_ch;
+LOCATE UGROUP "hitBuf_11" SITE "R105C4D" ;
+UGROUP "ff_en_11" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.11.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_11" SITE "R104C27D" ;
+#
+UGROUP "FC_12" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.12.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_12" SITE "R91C2D" ;
+UGROUP "hitBuf_12" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.12.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.12.hit_mux_ch;
+LOCATE UGROUP "hitBuf_12" SITE "R92C4D" ;
+UGROUP "ff_en_12" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.12.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_12" SITE "R91C27D" ;
+#
+UGROUP "FC_13" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.13.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_13" SITE "R8C2D" ;
+UGROUP "hitBuf_13" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.13.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.13.hit_mux_ch;
+LOCATE UGROUP "hitBuf_13" SITE "R9C4D" ;
+UGROUP "ff_en_13" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.13.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_13" SITE "R8C27D" ;
+#
+UGROUP "FC_14" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.14.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_14" SITE "R10C2D" ;
+UGROUP "hitBuf_14" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.14.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.14.hit_mux_ch;
+LOCATE UGROUP "hitBuf_14" SITE "R11C4D" ;
+UGROUP "ff_en_14" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.14.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_14" SITE "R10C27D" ;
+#
+UGROUP "FC_15" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.15.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_15" SITE "R21C2D" ;
+UGROUP "hitBuf_15" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.15.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.15.hit_mux_ch;
+LOCATE UGROUP "hitBuf_15" SITE "R22C4D" ;
+UGROUP "ff_en_15" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.15.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_15" SITE "R21C27D" ;
+#
+UGROUP "FC_16" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.16.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_16" SITE "R23C2D" ;
+UGROUP "hitBuf_16" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.16.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.16.hit_mux_ch;
+LOCATE UGROUP "hitBuf_16" SITE "R24C4D" ;
+UGROUP "ff_en_16" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.16.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_16" SITE "R23C27D" ;
+#
+UGROUP "FC_17" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.17.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_17" SITE "R104C58D" ;
+UGROUP "hitBuf_17" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.17.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.17.hit_mux_ch;
+LOCATE UGROUP "hitBuf_17" SITE "R105C60D" ;
+UGROUP "ff_en_17" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.17.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_17" SITE "R104C83D" ;
+#
+UGROUP "FC_18" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.18.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_18" SITE "R89C58D" ;
+UGROUP "hitBuf_18" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.18.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.18.hit_mux_ch;
+LOCATE UGROUP "hitBuf_18" SITE "R90C60D" ;
+UGROUP "ff_en_18" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.18.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_18" SITE "R89C83D" ;
+#
+UGROUP "FC_19" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.19.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_19" SITE "R91C58D" ;
+UGROUP "hitBuf_19" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.19.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.19.hit_mux_ch;
+LOCATE UGROUP "hitBuf_19" SITE "R92C60D" ;
+UGROUP "ff_en_19" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.19.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_19" SITE "R91C83D" ;
+#
+UGROUP "FC_20" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.20.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_20" SITE "R102C58D" ;
+UGROUP "hitBuf_20" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.20.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.20.hit_mux_ch;
+LOCATE UGROUP "hitBuf_20" SITE "R103C60D" ;
+UGROUP "ff_en_20" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.20.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_20" SITE "R102C83D" ;
+#
+UGROUP "FC_21" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.21.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_21" SITE "R111C58D" ;
+UGROUP "hitBuf_21" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.21.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.21.hit_mux_ch;
+LOCATE UGROUP "hitBuf_21" SITE "R112C60D" ;
+UGROUP "ff_en_21" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.21.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_21" SITE "R111C83D" ;
+#
+UGROUP "FC_22" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.22.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_22" SITE "R113C58D" ;
+UGROUP "hitBuf_22" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.22.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.22.hit_mux_ch;
+LOCATE UGROUP "hitBuf_22" SITE "R114C60D" ;
+UGROUP "ff_en_22" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.22.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_22" SITE "R113C83D" ;
+#
+UGROUP "FC_23" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.23.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_23" SITE "R68C2D" ;
+UGROUP "hitBuf_23" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.23.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.23.hit_mux_ch;
+LOCATE UGROUP "hitBuf_23" SITE "R69C4D" ;
+UGROUP "ff_en_23" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.23.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_23" SITE "R68C27D" ;
+#
+UGROUP "FC_24" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.24.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_24" SITE "R55C2D" ;
+UGROUP "hitBuf_24" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.24.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.24.hit_mux_ch;
+LOCATE UGROUP "hitBuf_24" SITE "R56C4D" ;
+UGROUP "ff_en_24" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.24.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_24" SITE "R55C27D" ;
+#
+UGROUP "FC_25" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.25.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_25" SITE "R53C2D" ;
+UGROUP "hitBuf_25" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.25.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.25.hit_mux_ch;
+LOCATE UGROUP "hitBuf_25" SITE "R54C4D" ;
+UGROUP "ff_en_25" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.25.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_25" SITE "R53C27D" ;
+#
+UGROUP "FC_26" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.26.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_26" SITE "R66C2D" ;
+UGROUP "hitBuf_26" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.26.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.26.hit_mux_ch;
+LOCATE UGROUP "hitBuf_26" SITE "R67C4D" ;
+UGROUP "ff_en_26" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.26.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_26" SITE "R66C27D" ;
+#
+UGROUP "FC_27" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.27.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_27" SITE "R111C2D" ;
+UGROUP "hitBuf_27" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.27.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.27.hit_mux_ch;
+LOCATE UGROUP "hitBuf_27" SITE "R112C4D" ;
+UGROUP "ff_en_27" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.27.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_27" SITE "R111C27D" ;
+#
+UGROUP "FC_28" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.28.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_28" SITE "R113C2D" ;
+UGROUP "hitBuf_28" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.28.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.28.hit_mux_ch;
+LOCATE UGROUP "hitBuf_28" SITE "R114C4D" ;
+UGROUP "ff_en_28" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.28.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_28" SITE "R113C27D" ;
+#
+UGROUP "FC_29" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.29.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_29" SITE "R8C58D" ;
+UGROUP "hitBuf_29" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.29.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.29.hit_mux_ch;
+LOCATE UGROUP "hitBuf_29" SITE "R9C60D" ;
+UGROUP "ff_en_29" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.29.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_29" SITE "R8C83D" ;
+#
+UGROUP "FC_30" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.30.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_30" SITE "R10C58D" ;
+UGROUP "hitBuf_30" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.30.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.30.hit_mux_ch;
+LOCATE UGROUP "hitBuf_30" SITE "R11C60D" ;
+UGROUP "ff_en_30" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.30.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_30" SITE "R10C83D" ;
+#
+UGROUP "FC_31" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.31.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_31" SITE "R21C58D" ;
+UGROUP "hitBuf_31" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.31.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.31.hit_mux_ch;
+LOCATE UGROUP "hitBuf_31" SITE "R22C60D" ;
+UGROUP "ff_en_31" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.31.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_31" SITE "R21C83D" ;
+#
+UGROUP "FC_32" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.32.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_32" SITE "R23C58D" ;
+UGROUP "hitBuf_32" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.32.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.32.hit_mux_ch;
+LOCATE UGROUP "hitBuf_32" SITE "R24C60D" ;
+UGROUP "ff_en_32" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.32.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_32" SITE "R23C83D" ;
+#
+UGROUP "FC_33" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.33.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_33" SITE "R30C58D" ;
+UGROUP "hitBuf_33" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.33.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.33.hit_mux_ch;
+LOCATE UGROUP "hitBuf_33" SITE "R31C60D" ;
+UGROUP "ff_en_33" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.33.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_33" SITE "R30C83D" ;
+#
+UGROUP "FC_34" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.34.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_34" SITE "R32C58D" ;
+UGROUP "hitBuf_34" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.34.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.34.hit_mux_ch;
+LOCATE UGROUP "hitBuf_34" SITE "R33C60D" ;
+UGROUP "ff_en_34" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.34.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_34" SITE "R32C83D" ;
+#
+UGROUP "FC_35" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.35.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_35" SITE "R35C58D" ;
+UGROUP "hitBuf_35" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.35.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.35.hit_mux_ch;
+LOCATE UGROUP "hitBuf_35" SITE "R35C60D" ;
+UGROUP "ff_en_35" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.35.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_35" SITE "R35C83D" ;
+#
+UGROUP "FC_36" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.36.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_36" SITE "R37C58D" ;
+UGROUP "hitBuf_36" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.36.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.36.hit_mux_ch;
+LOCATE UGROUP "hitBuf_36" SITE "R38C60D" ;
+UGROUP "ff_en_36" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.36.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_36" SITE "R37C83D" ;
+#
+UGROUP "FC_37" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.37.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_37" SITE "R48C58D" ;
+UGROUP "hitBuf_37" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.37.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.37.hit_mux_ch;
+LOCATE UGROUP "hitBuf_37" SITE "R49C60D" ;
+UGROUP "ff_en_37" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.37.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_37" SITE "R48C83D" ;
+#
+UGROUP "FC_38" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.38.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_38" SITE "R50C58D" ;
+UGROUP "hitBuf_38" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.38.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.38.hit_mux_ch;
+LOCATE UGROUP "hitBuf_38" SITE "R51C60D" ;
+UGROUP "ff_en_38" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.38.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_38" SITE "R50C83D" ;
+#
+UGROUP "FC_39" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.39.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_39" SITE "R89C131D" ;
+UGROUP "hitBuf_39" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.39.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.39.hit_mux_ch;
+LOCATE UGROUP "hitBuf_39" SITE "R90C133D" ;
+UGROUP "ff_en_39" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.39.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_39" SITE "R89C156D" ;
+#
+UGROUP "FC_40" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.40.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_40" SITE "R91C131D" ;
+UGROUP "hitBuf_40" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.40.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.40.hit_mux_ch;
+LOCATE UGROUP "hitBuf_40" SITE "R92C133D" ;
+UGROUP "ff_en_40" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.40.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_40" SITE "R91C156D" ;
+#
+UGROUP "FC_41" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.41.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_41" SITE "R102C131D" ;
+UGROUP "hitBuf_41" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.41.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.41.hit_mux_ch;
+LOCATE UGROUP "hitBuf_41" SITE "R103C133D" ;
+UGROUP "ff_en_41" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.41.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_41" SITE "R102C156D" ;
+#
+UGROUP "FC_42" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.42.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_42" SITE "R104C131D" ;
+UGROUP "hitBuf_42" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.42.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.42.hit_mux_ch;
+LOCATE UGROUP "hitBuf_42" SITE "R105C133D" ;
+UGROUP "ff_en_42" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.42.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_42" SITE "R104C156D" ;
+#
+UGROUP "FC_43" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.43.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_43" SITE "R86C131D" ;
+UGROUP "hitBuf_43" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.43.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.43.hit_mux_ch;
+LOCATE UGROUP "hitBuf_43" SITE "R87C133D" ;
+UGROUP "ff_en_43" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.43.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_43" SITE "R86C156D" ;
+#
+UGROUP "FC_44" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.44.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_44" SITE "R84C131D" ;
+UGROUP "hitBuf_44" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.44.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.44.hit_mux_ch;
+LOCATE UGROUP "hitBuf_44" SITE "R85C133D" ;
+UGROUP "ff_en_44" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.44.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_44" SITE "R84C156D" ;
+#
+UGROUP "FC_45" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.45.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_45" SITE "R73C131D" ;
+UGROUP "hitBuf_45" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.45.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.45.hit_mux_ch;
+LOCATE UGROUP "hitBuf_45" SITE "R74C133D" ;
+UGROUP "ff_en_45" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.45.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_45" SITE "R73C156D" ;
+#
+UGROUP "FC_46" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.46.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_46" SITE "R71C131D" ;
+UGROUP "hitBuf_46" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.46.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.46.hit_mux_ch;
+LOCATE UGROUP "hitBuf_46" SITE "R72C133D" ;
+UGROUP "ff_en_46" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.46.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_46" SITE "R71C156D" ;
+#
+UGROUP "FC_47" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.47.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_47" SITE "R111C131D" ;
+UGROUP "hitBuf_47" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.47.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.47.hit_mux_ch;
+LOCATE UGROUP "hitBuf_47" SITE "R112C133D" ;
+UGROUP "ff_en_47" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.47.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_47" SITE "R111C156D" ;
+#
+UGROUP "FC_48" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.48.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_48" SITE "R113C131D" ;
+UGROUP "hitBuf_48" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.48.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.48.hit_mux_ch;
+LOCATE UGROUP "hitBuf_48" SITE "R114C133D" ;
+UGROUP "ff_en_48" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.48.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_48" SITE "R113C156D" ;
+#
+UGROUP "FC_49" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.49.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_49" SITE "R8C131D" ;
+UGROUP "hitBuf_49" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.49_Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.49_hit_mux_ch;
+LOCATE UGROUP "hitBuf_49" SITE "R9C133D" ;
+UGROUP "ff_en_49" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.49.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_49" SITE "R8C156D" ;
+#
+UGROUP "FC_50" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.50.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_50" SITE "R10C131D" ;
+UGROUP "hitBuf_50" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.50_Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.50_hit_mux_ch;
+LOCATE UGROUP "hitBuf_50" SITE "R11C133D" ;
+UGROUP "ff_en_50" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.50.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_50" SITE "R10C156D" ;
+#
+UGROUP "FC_51" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.51.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_51" SITE "R21C131D" ;
+UGROUP "hitBuf_51" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.51_Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.51_hit_mux_ch;
+LOCATE UGROUP "hitBuf_51" SITE "R22C133D" ;
+UGROUP "ff_en_51" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.51.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_51" SITE "R21C156D" ;
+#
+UGROUP "FC_52" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.52.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_52" SITE "R23C131D" ;
+UGROUP "hitBuf_52" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.52_Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.52_hit_mux_ch;
+LOCATE UGROUP "hitBuf_52" SITE "R24C133D" ;
+UGROUP "ff_en_52" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.52.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_52" SITE "R23C156D" ;
+#
+UGROUP "FC_53" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.53.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_53" SITE "R30C131D" ;
+UGROUP "hitBuf_53" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.53_Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.53_hit_mux_ch;
+LOCATE UGROUP "hitBuf_53" SITE "R31C133D" ;
+UGROUP "ff_en_53" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.53.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_53" SITE "R30C156D" ;
+#
+UGROUP "FC_54" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.54.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_54" SITE "R32C131D" ;
+UGROUP "hitBuf_54" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.54_Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.54_hit_mux_ch;
+LOCATE UGROUP "hitBuf_54" SITE "R33C133D" ;
+UGROUP "ff_en_54" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.54.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_54" SITE "R32C156D" ;
+#
+UGROUP "FC_55" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.55.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_55" SITE "R35C131D" ;
+UGROUP "hitBuf_55" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.55_Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.55_hit_mux_ch;
+LOCATE UGROUP "hitBuf_55" SITE "R36C133D" ;
+UGROUP "ff_en_55" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.55.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_55" SITE "R35C156D" ;
+#
+UGROUP "FC_56" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.56.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_56" SITE "R37C131D" ;
+UGROUP "hitBuf_56" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.56_Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.56_hit_mux_ch;
+LOCATE UGROUP "hitBuf_56" SITE "R38C133D" ;
+UGROUP "ff_en_56" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.56.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_56" SITE "R37C156D" ;
+#
+UGROUP "FC_57" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.57.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_57" SITE "R48C131D" ;
+UGROUP "hitBuf_57" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.57_Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.57_hit_mux_ch;
+LOCATE UGROUP "hitBuf_57" SITE "R49C133D" ;
+UGROUP "ff_en_57" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.57.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_57" SITE "R48C156D" ;
+#
+UGROUP "FC_58" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.58.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_58" SITE "R50C131D" ;
+UGROUP "hitBuf_58" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.58_Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.58.hit_mux_ch;
+LOCATE UGROUP "hitBuf_58" SITE "R51C133D" ;
+UGROUP "ff_en_58" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.58.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_58" SITE "R50C156D" ;
+#
+UGROUP "FC_59" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.59.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_59" SITE "R53C131D" ;
+UGROUP "hitBuf_59" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.59.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.59.hit_mux_ch;
+LOCATE UGROUP "hitBuf_59" SITE "R54C133D" ;
+UGROUP "ff_en_59" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.59.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_59" SITE "R53C156D" ;
+#
+UGROUP "FC_60" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.60.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_60" SITE "R55C131D" ;
+UGROUP "hitBuf_60" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.60.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.60.hit_mux_ch;
+LOCATE UGROUP "hitBuf_60" SITE "R56C133D" ;
+UGROUP "ff_en_60" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.60.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_60" SITE "R55C156D" ;
+#
+UGROUP "FC_61" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.61.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_61" SITE "R66C131D" ;
+UGROUP "hitBuf_61" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.61.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.61.hit_mux_ch;
+LOCATE UGROUP "hitBuf_61" SITE "R67C133D" ;
+UGROUP "ff_en_61" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.61.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_61" SITE "R66C156D" ;
+#
+UGROUP "FC_62" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.62.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_62" SITE "R68C131D" ;
+UGROUP "hitBuf_62" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.62.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.62.hit_mux_ch;
+LOCATE UGROUP "hitBuf_62" SITE "R69C133D" ;
+UGROUP "ff_en_62" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.62.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_62" SITE "R68C156D" ;
+#
+UGROUP "FC_63" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.63.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_63" SITE "R86C58D" ;
+UGROUP "hitBuf_63" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.63.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.63.hit_mux_ch;
+LOCATE UGROUP "hitBuf_63" SITE "R87C60D" ;
+UGROUP "ff_en_63" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.63.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_63" SITE "R86C83D" ;
+#
+UGROUP "FC_64" BBOX 1 51
+ BLKNAME THE_TDC/GEN_Channels.64.Channels/Channel200/SimAdderNo.FC;
+LOCATE UGROUP "FC_64" SITE "R84C58D" ;
+UGROUP "hitBuf_64" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.64.Channels/sync_q_0[2]
+ BLKNAME THE_TDC/GEN_hit_mux.64.hit_mux_ch;
+LOCATE UGROUP "hitBuf_64" SITE "R85C60D" ;
+UGROUP "ff_en_64" BBOX 1 1
+ BLKNAME THE_TDC/GEN_Channels.64.Channels/Channel200/ff_array_en_1;
+LOCATE UGROUP "ff_en_64" SITE "R84C83D" ;
+#
+
+
+##############################################################################
+## CHANNEL PLACEMENTS ##
+##############################################################################
+UGROUP "EF_LT2" BBOX 10 54
+ BLKNAME THE_TDC/ReferenceChannel/Channel200
+ BLKNAME THE_TDC/ReferenceChannel/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.1.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.1.Channels/Buffer_128.The_Buffer
+ ;
+LOCATE UGROUP "EF_LT2" SITE "R24C2D" ;
+UGROUP "EF_LC1" BBOX 17 54
+ BLKNAME THE_TDC/GEN_Channels.2.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.2.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.3.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.3.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.4.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.4.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.5.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.5.Channels/Buffer_128.The_Buffer
+ ;
+LOCATE UGROUP "EF_LC1" SITE "R35C2D" ;
+UGROUP "EF_LC3" BBOX 17 54
+ BLKNAME THE_TDC/GEN_Channels.6.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.6.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.7.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.7.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.8.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.8.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.9.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.9.Channels/Buffer_128.The_Buffer
+ ;
+LOCATE UGROUP "EF_LC3" SITE "R71C2D" ;
+UGROUP "EF_LB1" BBOX 16 54
+ BLKNAME THE_TDC/GEN_Channels.10.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.10.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.11.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.11.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.12.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.12.Channels/Buffer_128.The_Buffer
+ ;
+LOCATE UGROUP "EF_LB1" SITE "R89C2D" ;
+UGROUP "EF_LT1" BBOX 16 54
+ BLKNAME THE_TDC/GEN_Channels.13.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.13.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.14.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.14.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.15.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.15.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.16.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.16.Channels/Buffer_128.The_Buffer
+ ;
+LOCATE UGROUP "EF_LT1" SITE "R8C2D" ;
+UGROUP "EF_CB1" BBOX 16 54
+ BLKNAME THE_TDC/GEN_Channels.17.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.17.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.18.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.18.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.19.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.19.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.20.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.20.Channels/Buffer_128.The_Buffer
+ ;
+LOCATE UGROUP "EF_CB1" SITE "R89C56D" ;
+UGROUP "EF_CB2" BBOX 10 54
+ BLKNAME THE_TDC/GEN_Channels.21.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.21.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.22.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.22.Channels/Buffer_128.The_Buffer
+ ;
+LOCATE UGROUP "EF_CB2" SITE "R105C56D" ;
+UGROUP "EF_LC2" BBOX 17 54
+ BLKNAME THE_TDC/GEN_Channels.23.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.23.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.24.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.24.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.25.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.25.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.26.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.26.Channels/Buffer_128.The_Buffer
+ ;
+LOCATE UGROUP "EF_LC2" SITE "R53C2D" ;
+UGROUP "EF_LB2" BBOX 10 54
+ BLKNAME THE_TDC/GEN_Channels.27.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.27.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.28.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.28.Channels/Buffer_128.The_Buffer
+ ;
+LOCATE UGROUP "EF_LB2" SITE "R105C2D" ;
+UGROUP "EF_CT1" BBOX 16 54
+ BLKNAME THE_TDC/GEN_Channels.29.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.29.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.30.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.30.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.31.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.31.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.32.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.32.Channels/Buffer_128.The_Buffer
+ ;
+LOCATE UGROUP "EF_CT1" SITE "R8C56D" ;
+UGROUP "EF_CT2" BBOX 10 54
+ BLKNAME THE_TDC/GEN_Channels.33.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.33.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.34.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.34.Channels/Buffer_128.The_Buffer
+ ;
+LOCATE UGROUP "EF_CT2" SITE "R24C56D" ;
+UGROUP "EF_CC1" BBOX 17 54
+ BLKNAME THE_TDC/GEN_Channels.35.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.35.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.36.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.36.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.37.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.37.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.38.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.38.Channels/Buffer_128.The_Buffer
+ ;
+LOCATE UGROUP "EF_CC1" SITE "R35C56D" ;
+UGROUP "EF_RB1" BBOX 16 54
+ BLKNAME THE_TDC/GEN_Channels.39.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.39.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.40.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.40.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.41.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.41.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.42.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.42.Channels/Buffer_128.The_Buffer
+ ;
+LOCATE UGROUP "EF_RB1" SITE "R89C128D" ;
+UGROUP "EF_RC3" BBOX 17 54
+ BLKNAME THE_TDC/GEN_Channels.43.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.43.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.44.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.44.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.45.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.45.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.46.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.46.Channels/Buffer_128.The_Buffer
+ ;
+LOCATE UGROUP "EF_RC3" SITE "R71C128D" ;
+UGROUP "EF_RB2" BBOX 10 54
+ BLKNAME THE_TDC/GEN_Channels.47.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.47.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.48.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.48.Channels/Buffer_128.The_Buffer
+ ;
+LOCATE UGROUP "EF_RB2" SITE "R105C128D" ;
+UGROUP "EF_RT1" BBOX 17 54
+ BLKNAME THE_TDC/GEN_Channels.49.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.49.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.50.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.50.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.51.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.51.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.52.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.52.Channels/Buffer_128.The_Buffer
+ ;
+LOCATE UGROUP "EF_RT1" SITE "R8C128D" ;
+UGROUP "EF_RT2" BBOX 17 54
+ BLKNAME THE_TDC/GEN_Channels.53.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.53.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.54.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.54.Channels/Buffer_128.The_Buffer
+ ;
+LOCATE UGROUP "EF_RT2" SITE "R24C128D" ;
+UGROUP "EF_RC1" BBOX 17 54
+ BLKNAME THE_TDC/GEN_Channels.55.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.55.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.56.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.56.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.57.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.57.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.58.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.58.Channels/Buffer_128.The_Buffer
+ ;
+LOCATE UGROUP "EF_RC1" SITE "R35C128D" ;
+UGROUP "EF_RC2" BBOX 17 54
+ BLKNAME THE_TDC/GEN_Channels.59.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.59.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.60.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.60.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.61.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.61.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.62.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.62.Channels/Buffer_128.The_Buffer
+ ;
+LOCATE UGROUP "EF_RC2" SITE "R53C128D" ;
+UGROUP "EF_CC3" BBOX 10 54
+ BLKNAME THE_TDC/GEN_Channels.63.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.64.Channels/Channel200
+ BLKNAME THE_TDC/GEN_Channels.63.Channels/Buffer_128.The_Buffer
+ BLKNAME THE_TDC/GEN_Channels.64.Channels/Buffer_128.The_Buffer;
+LOCATE UGROUP "EF_CC3" SITE "R78C56D" ;
+
+#############################################################################
+## Stretcher
+#############################################################################
+UGROUP "Stretcher_A" BBOX 7 7
+ BLKNAME THE_TDC/gen_double_withStretcher.The_Stretcher/Stretcher_A_1
+;
+LOCATE UGROUP "Stretcher_A" SITE "R117C175D";
+
+UGROUP "Stretcher_B" BBOX 6 8
+ BLKNAME THE_TDC/gen_double_withStretcher.The_Stretcher/Stretcher_B_1
+;
+LOCATE UGROUP "Stretcher_B" SITE "R2C2D";
+
+#############################################################################
+## Coarse counter register placement
+#############################################################################
+
+#############################################################################
+## Other Logic Placements
+#############################################################################
--- /dev/null
+library ieee;
+use IEEE.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+package tdc_version is
+
+ constant TDC_VERSION : std_logic_vector(11 downto 0) := x"200";
+
+end;
--- /dev/null
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+library work;
+use work.trb_net_std.all;
+use work.trb_net_components.all;
+use work.trb3_components.all;
+use work.tdc_components.all;
+use work.config.all;
+use work.tdc_version.all;
+use work.version.all;
+
+
+entity trb3_periph_32PinAddOn is
+ port(
+ --Clocks
+ CLK_GPLL_LEFT : in std_logic; --Clock Manager 1/(2468), 125 MHz
+ CLK_GPLL_RIGHT : in std_logic; --Clock Manager 2/(2468), 200 MHz <-- MAIN CLOCK for FPGA
+ CLK_PCLK_LEFT : in std_logic; --Clock Fan-out, 200/400 MHz <-- For TDC. Same oscillator as GPLL right!
+ CLK_PCLK_RIGHT : in std_logic; --Clock Fan-out, 200/400 MHz <-- For TDC. Same oscillator as GPLL right!
+ --Trigger
+ TRIGGER_LEFT : in std_logic; --left side trigger input from fan-out
+ TRIGGER_RIGHT : in std_logic; --right side trigger input from fan-out
+ --Serdes
+ CLK_SERDES_INT_LEFT : in std_logic; --Clock Manager 1/(1357), off, 125 MHz possible
+ CLK_SERDES_INT_RIGHT : in std_logic; --Clock Manager 2/(1357), 200 MHz, only in case of problems
+ SERDES_INT_TX : out std_logic_vector(3 downto 0);
+ SERDES_INT_RX : in std_logic_vector(3 downto 0);
+ SERDES_ADDON_TX : out std_logic_vector(11 downto 0);
+ SERDES_ADDON_RX : in std_logic_vector(11 downto 0);
+ --Inter-FPGA Communication
+ FPGA5_COMM : inout std_logic_vector(11 downto 0);
+ --Bit 0/1 input, serial link RX active
+ --Bit 2/3 output, serial link TX active
+ --Connection to ADA AddOn
+ SPARE_LINE : inout std_logic_vector(3 downto 0); --inputs only
+ INP : in std_logic_vector(63 downto 0);
+ --DAC
+ DAC_IN_SDI : in std_logic;
+ DAC_OUT_SDO : out std_logic;
+ DAC_OUT_SCK : out std_logic;
+ DAC_OUT_CS : out std_logic;
+ DAC_OUT_CLR : out std_logic;
+
+ --Flash ROM & Reboot
+ FLASH_CLK : out std_logic;
+ FLASH_CS : out std_logic;
+ FLASH_DIN : out std_logic;
+ FLASH_DOUT : in std_logic;
+ PROGRAMN : out std_logic; --reboot FPGA
+ --Misc
+ TEMPSENS : inout std_logic; --Temperature Sensor
+ CODE_LINE : in std_logic_vector(1 downto 0);
+ LED_GREEN : out std_logic;
+ LED_ORANGE : out std_logic;
+ LED_RED : out std_logic;
+ LED_YELLOW : out std_logic;
+ SUPPL : in std_logic; --terminated diff pair, PCLK, Pads
+ --Test Connectors
+ TEST_LINE : out std_logic_vector(15 downto 0)
+ );
+ attribute syn_useioff : boolean;
+ --no IO-FF for LEDs relaxes timing constraints
+ attribute syn_useioff of LED_GREEN : signal is false;
+ attribute syn_useioff of LED_ORANGE : signal is false;
+ attribute syn_useioff of LED_RED : signal is false;
+ attribute syn_useioff of LED_YELLOW : signal is false;
+ attribute syn_useioff of TEMPSENS : signal is false;
+ attribute syn_useioff of PROGRAMN : signal is false;
+ attribute syn_useioff of CODE_LINE : signal is false;
+ attribute syn_useioff of TRIGGER_LEFT : signal is false;
+ attribute syn_useioff of TRIGGER_RIGHT : signal is false;
+ --important signals
+ attribute syn_useioff of FLASH_CLK : signal is true;
+ attribute syn_useioff of FLASH_CS : signal is true;
+ attribute syn_useioff of FLASH_DIN : signal is true;
+ attribute syn_useioff of FLASH_DOUT : signal is true;
+ attribute syn_useioff of FPGA5_COMM : signal is true;
+ attribute syn_useioff of TEST_LINE : signal is true;
+ attribute syn_useioff of INP : signal is false;
+ attribute syn_useioff of SPARE_LINE : signal is true;
+ attribute syn_useioff of DAC_IN_SDI : signal is true;
+ attribute syn_useioff of DAC_OUT_SDO : signal is true;
+ attribute syn_useioff of DAC_OUT_SCK : signal is true;
+ attribute syn_useioff of DAC_OUT_CS : signal is true;
+ attribute syn_useioff of DAC_OUT_CLR : signal is true;
+
+
+end entity;
+
+
+architecture trb3_periph_32PinAddOn_arch of trb3_periph_32PinAddOn is
+ --Constants
+ constant REGIO_NUM_STAT_REGS : integer := 0;
+ constant REGIO_NUM_CTRL_REGS : integer := 0;
+
+ attribute syn_keep : boolean;
+ attribute syn_preserve : boolean;
+
+ --Clock / Reset
+ signal clk_100_i : std_logic; --clock for main logic, 100 MHz, via Clock Manager and internal PLL
+ signal clk_200_i : std_logic; --clock for logic at 200 MHz, via Clock Manager and bypassed PLL
+ signal osc_int : std_logic; -- clock for calibrating the tdc, 2.5 MHz, via internal osscilator
+ signal pll_lock : std_logic; --Internal PLL locked. E.g. used to reset all internal logic.
+ signal clear_i : std_logic;
+ signal reset_i : std_logic;
+ signal GSR_N : std_logic;
+ attribute syn_keep of GSR_N : signal is true;
+ attribute syn_preserve of GSR_N : signal is true;
+
+ --Media Interface
+ signal med_stat_op : std_logic_vector (1*16-1 downto 0);
+ signal med_ctrl_op : std_logic_vector (1*16-1 downto 0);
+ signal med_stat_debug : std_logic_vector (1*64-1 downto 0);
+ signal med_data_out : std_logic_vector (1*16-1 downto 0);
+ signal med_packet_num_out : std_logic_vector (1*3-1 downto 0);
+ signal med_dataready_out : std_logic;
+ signal med_read_out : std_logic;
+ signal med_data_in : std_logic_vector (1*16-1 downto 0);
+ signal med_packet_num_in : std_logic_vector (1*3-1 downto 0);
+ signal med_dataready_in : std_logic;
+ signal med_read_in : std_logic;
+
+ --LVL1 channel
+ signal timing_trg_received_i : std_logic;
+ signal trg_data_valid_i : std_logic;
+ signal trg_timing_valid_i : std_logic;
+ signal trg_notiming_valid_i : std_logic;
+ signal trg_invalid_i : std_logic;
+ signal trg_type_i : std_logic_vector(3 downto 0);
+ signal trg_number_i : std_logic_vector(15 downto 0);
+ signal trg_code_i : std_logic_vector(7 downto 0);
+ signal trg_information_i : std_logic_vector(23 downto 0);
+ signal trg_int_number_i : std_logic_vector(15 downto 0);
+ signal trg_multiple_trg_i : std_logic;
+ signal trg_timeout_detected_i : std_logic;
+ signal trg_spurious_trg_i : std_logic;
+ signal trg_missing_tmg_trg_i : std_logic;
+ signal trg_spike_detected_i : std_logic;
+
+ --Data channel
+ signal fee_trg_release_i : std_logic;
+ signal fee_trg_statusbits_i : std_logic_vector(31 downto 0);
+ signal fee_data_i : std_logic_vector(31 downto 0);
+ signal fee_data_write_i : std_logic;
+ signal fee_data_finished_i : std_logic;
+ signal fee_almost_full_i : std_logic;
+
+ --Slow Control channel
+ signal common_stat_reg : std_logic_vector(std_COMSTATREG*32-1 downto 0);
+ signal common_ctrl_reg : std_logic_vector(std_COMCTRLREG*32-1 downto 0);
+ signal stat_reg : std_logic_vector(32*2**REGIO_NUM_STAT_REGS-1 downto 0);
+ signal ctrl_reg : std_logic_vector(32*2**REGIO_NUM_CTRL_REGS-1 downto 0);
+ signal common_stat_reg_strobe : std_logic_vector(std_COMSTATREG-1 downto 0);
+ signal common_ctrl_reg_strobe : std_logic_vector(std_COMCTRLREG-1 downto 0);
+ signal stat_reg_strobe : std_logic_vector(2**REGIO_NUM_STAT_REGS-1 downto 0);
+ signal ctrl_reg_strobe : std_logic_vector(2**REGIO_NUM_CTRL_REGS-1 downto 0);
+
+ --RegIO
+ signal regio_addr_out : std_logic_vector (15 downto 0);
+ signal regio_read_enable_out : std_logic;
+ signal regio_write_enable_out : std_logic;
+ signal regio_data_out : std_logic_vector (31 downto 0);
+ signal regio_data_in : std_logic_vector (31 downto 0);
+ signal regio_dataready_in : std_logic;
+ signal regio_no_more_data_in : std_logic;
+ signal regio_write_ack_in : std_logic;
+ signal regio_unknown_addr_in : std_logic;
+ signal regio_timeout_out : std_logic;
+
+ --Timer
+ signal global_time : std_logic_vector(31 downto 0);
+ signal local_time : std_logic_vector(7 downto 0);
+ signal time_since_last_trg : std_logic_vector(31 downto 0);
+ signal timer_ticks : std_logic_vector(1 downto 0);
+
+ --Flash
+ signal spimem_read_en : std_logic;
+ signal spimem_write_en : std_logic;
+ signal spimem_data_in : std_logic_vector(31 downto 0);
+ signal spimem_addr : std_logic_vector(8 downto 0);
+ signal spimem_data_out : std_logic_vector(31 downto 0);
+ signal spimem_dataready_out : std_logic;
+ signal spimem_no_more_data_out : std_logic;
+ signal spimem_unknown_addr_out : std_logic;
+ signal spimem_write_ack_out : std_logic;
+
+ signal spidac_read_en : std_logic;
+ signal spidac_write_en : std_logic;
+ signal spidac_data_in : std_logic_vector(31 downto 0);
+ signal spidac_addr : std_logic_vector(4 downto 0);
+ signal spidac_data_out : std_logic_vector(31 downto 0);
+ signal spidac_ack : std_logic;
+ signal spidac_busy : std_logic;
+
+ signal dac_cs_i : std_logic_vector(3 downto 0);
+ signal dac_sck_i : std_logic;
+ signal dac_sdi_i : std_logic;
+
+ signal hitreg_read_en : std_logic;
+ signal hitreg_write_en : std_logic;
+ signal hitreg_addr : std_logic_vector(6 downto 0);
+ signal hitreg_data_out : std_logic_vector(31 downto 0);
+ signal hitreg_data_ready : std_logic;
+ signal hitreg_invalid : std_logic;
+
+ signal srb_read_en : std_logic;
+ signal srb_write_en : std_logic;
+ signal srb_addr : std_logic_vector(6 downto 0);
+ signal srb_data_out : std_logic_vector(31 downto 0);
+ signal srb_data_ready : std_logic;
+ signal srb_invalid : std_logic;
+
+ signal cdb_read_en : std_logic;
+ signal cdb_write_en : std_logic;
+ signal cdb_addr : std_logic_vector(6 downto 0);
+ signal cdb_data_out : std_logic_vector(31 downto 0);
+ signal cdb_data_ready : std_logic;
+ signal cdb_invalid : std_logic;
+
+ signal lhb_read_en : std_logic;
+ signal lhb_write_en : std_logic;
+ signal lhb_addr : std_logic_vector(6 downto 0);
+ signal lhb_data_out : std_logic_vector(31 downto 0);
+ signal lhb_data_ready : std_logic;
+ signal lhb_invalid : std_logic;
+
+ signal esb_read_en : std_logic;
+ signal esb_write_en : std_logic;
+ signal esb_addr : std_logic_vector(6 downto 0);
+ signal esb_data_out : std_logic_vector(31 downto 0);
+ signal esb_data_ready : std_logic;
+ signal esb_invalid : std_logic;
+
+ signal efb_read_en : std_logic;
+ signal efb_write_en : std_logic;
+ signal efb_addr : std_logic_vector(6 downto 0);
+ signal efb_data_out : std_logic_vector(31 downto 0);
+ signal efb_data_ready : std_logic;
+ signal efb_invalid : std_logic;
+
+ signal tdc_ctrl_read : std_logic;
+ signal last_tdc_ctrl_read : std_logic;
+ signal tdc_ctrl_write : std_logic;
+ signal tdc_ctrl_addr : std_logic_vector(2 downto 0);
+ signal tdc_ctrl_data_in : std_logic_vector(31 downto 0);
+ signal tdc_ctrl_data_out : std_logic_vector(31 downto 0);
+ signal tdc_ctrl_reg : std_logic_vector(6*32-1 downto 0);
+
+ signal spi_bram_addr : std_logic_vector(7 downto 0);
+ signal spi_bram_wr_d : std_logic_vector(7 downto 0);
+ signal spi_bram_rd_d : std_logic_vector(7 downto 0);
+ signal spi_bram_we : std_logic;
+
+ signal trig_out : std_logic_vector(3 downto 0);
+ signal trig_din : std_logic_vector(31 downto 0);
+ signal trig_dout : std_logic_vector(31 downto 0);
+ signal trig_write : std_logic := '0';
+ signal trig_read : std_logic := '0';
+ signal trig_ack : std_logic := '0';
+ signal trig_nack : std_logic := '0';
+ signal trig_addr : std_logic_vector(15 downto 0) := (others => '0');
+
+ signal stat_out : std_logic_vector(3 downto 0);
+ signal stat_din : std_logic_vector(31 downto 0);
+ signal stat_dout : std_logic_vector(31 downto 0);
+ signal stat_write : std_logic := '0';
+ signal stat_read : std_logic := '0';
+ signal stat_ack : std_logic := '0';
+ signal stat_nack : std_logic := '0';
+ signal stat_addr : std_logic_vector(15 downto 0) := (others => '0');
+
+ signal sed_error : std_logic;
+ signal bussed_rx : CTRLBUS_RX;
+ signal bussed_tx : CTRLBUS_TX;
+
+ --TDC
+ signal hit_in_i : std_logic_vector(64 downto 1);
+ signal logic_analyser_i : std_logic_vector(15 downto 0);
+
+begin
+---------------------------------------------------------------------------
+-- Reset Generation
+---------------------------------------------------------------------------
+
+ GSR_N <= pll_lock;
+
+ THE_RESET_HANDLER : trb_net_reset_handler
+ generic map(
+ RESET_DELAY => x"FEEE"
+ )
+ port map(
+ CLEAR_IN => '0', -- reset input (high active, async)
+ CLEAR_N_IN => '1', -- reset input (low active, async)
+ CLK_IN => clk_200_i, -- raw master clock, NOT from PLL/DLL!
+ SYSCLK_IN => clk_100_i, -- PLL/DLL remastered clock
+ PLL_LOCKED_IN => pll_lock, -- master PLL lock signal (async)
+ RESET_IN => '0', -- general reset signal (SYSCLK)
+ TRB_RESET_IN => med_stat_op(13), -- TRBnet reset signal (SYSCLK)
+ CLEAR_OUT => clear_i, -- async reset out, USE WITH CARE!
+ RESET_OUT => reset_i, -- synchronous reset out (SYSCLK)
+ DEBUG_OUT => open
+ );
+
+
+---------------------------------------------------------------------------
+-- Clock Handling
+---------------------------------------------------------------------------
+ THE_MAIN_PLL : pll_in200_out100
+ port map(
+ CLK => CLK_GPLL_RIGHT,
+ CLKOP => clk_100_i,
+ CLKOK => clk_200_i,
+ LOCK => pll_lock
+ );
+
+ -- internal oscillator with frequency of 2.5MHz for tdc calibration
+ OSCInst0 : OSCF
+ port map (
+ OSC => osc_int);
+
+
+
+
+---------------------------------------------------------------------------
+-- The TrbNet media interface (to other FPGA)
+---------------------------------------------------------------------------
+ THE_MEDIA_UPLINK : trb_net16_med_ecp3_sfp
+ generic map(
+ SERDES_NUM => 1, --number of serdes in quad
+ EXT_CLOCK => c_NO, --use internal clock
+ USE_200_MHZ => c_YES, --run on 200 MHz clock
+ USE_125_MHZ => c_NO,
+ USE_CTC => c_NO
+ )
+ port map(
+ CLK => clk_200_i,
+ SYSCLK => clk_100_i,
+ RESET => reset_i,
+ CLEAR => clear_i,
+ CLK_EN => '1',
+ --Internal Connection
+ MED_DATA_IN => med_data_out,
+ MED_PACKET_NUM_IN => med_packet_num_out,
+ MED_DATAREADY_IN => med_dataready_out,
+ MED_READ_OUT => med_read_in,
+ MED_DATA_OUT => med_data_in,
+ MED_PACKET_NUM_OUT => med_packet_num_in,
+ MED_DATAREADY_OUT => med_dataready_in,
+ MED_READ_IN => med_read_out,
+ REFCLK2CORE_OUT => open,
+ --SFP Connection
+ SD_RXD_P_IN => SERDES_INT_RX(2),
+ SD_RXD_N_IN => SERDES_INT_RX(3),
+ SD_TXD_P_OUT => SERDES_INT_TX(2),
+ SD_TXD_N_OUT => SERDES_INT_TX(3),
+ SD_REFCLK_P_IN => open,
+ SD_REFCLK_N_IN => open,
+ SD_PRSNT_N_IN => FPGA5_COMM(0),
+ SD_LOS_IN => FPGA5_COMM(0),
+ SD_TXDIS_OUT => FPGA5_COMM(2),
+ -- Status and control port
+ STAT_OP => med_stat_op,
+ CTRL_OP => med_ctrl_op,
+ STAT_DEBUG => med_stat_debug,
+ CTRL_DEBUG => (others => '0')
+ );
+
+---------------------------------------------------------------------------
+-- Endpoint
+---------------------------------------------------------------------------
+
+ THE_ENDPOINT : trb_net16_endpoint_hades_full_handler
+ generic map(
+ REGIO_NUM_STAT_REGS => REGIO_NUM_STAT_REGS,
+ REGIO_NUM_CTRL_REGS => REGIO_NUM_CTRL_REGS,
+ ADDRESS_MASK => x"FFFF",
+ BROADCAST_BITMASK => x"FF",
+ BROADCAST_SPECIAL_ADDR => BROADCAST_SPECIAL_ADDR,
+ REGIO_COMPILE_TIME => std_logic_vector(to_unsigned(VERSION_NUMBER_TIME, 32)),
+ REGIO_HARDWARE_VERSION => HARDWARE_INFO,
+ REGIO_INCLUDED_FEATURES => INCLUDED_FEATURES,
+ REGIO_INIT_ADDRESS => INIT_ADDRESS,
+ REGIO_USE_VAR_ENDPOINT_ID => c_YES,
+ CLOCK_FREQUENCY => CLOCK_FREQUENCY,
+ TIMING_TRIGGER_RAW => c_YES,
+ --Configure data handler
+ DATA_INTERFACE_NUMBER => 1,
+ DATA_BUFFER_DEPTH => 12,
+ DATA_BUFFER_WIDTH => 32,
+ DATA_BUFFER_FULL_THRESH => 2**12-400,
+ TRG_RELEASE_AFTER_DATA => c_YES,
+ HEADER_BUFFER_DEPTH => 9,
+ HEADER_BUFFER_FULL_THRESH => 2**9-16
+ )
+ port map(
+ CLK => clk_100_i,
+ RESET => reset_i,
+ CLK_EN => '1',
+ MED_DATAREADY_OUT => med_dataready_out, -- open, --
+ MED_DATA_OUT => med_data_out, -- open, --
+ MED_PACKET_NUM_OUT => med_packet_num_out, -- open, --
+ MED_READ_IN => med_read_in,
+ MED_DATAREADY_IN => med_dataready_in,
+ MED_DATA_IN => med_data_in,
+ MED_PACKET_NUM_IN => med_packet_num_in,
+ MED_READ_OUT => med_read_out, -- open, --
+ MED_STAT_OP_IN => med_stat_op,
+ MED_CTRL_OP_OUT => med_ctrl_op,
+
+ --Timing trigger in
+ TRG_TIMING_TRG_RECEIVED_IN => timing_trg_received_i,
+ --LVL1 trigger to FEE
+ LVL1_TRG_DATA_VALID_OUT => trg_data_valid_i,
+ LVL1_VALID_TIMING_TRG_OUT => trg_timing_valid_i,
+ LVL1_VALID_NOTIMING_TRG_OUT => trg_notiming_valid_i,
+ LVL1_INVALID_TRG_OUT => trg_invalid_i,
+
+ LVL1_TRG_TYPE_OUT => trg_type_i,
+ LVL1_TRG_NUMBER_OUT => trg_number_i,
+ LVL1_TRG_CODE_OUT => trg_code_i,
+ LVL1_TRG_INFORMATION_OUT => trg_information_i,
+ LVL1_INT_TRG_NUMBER_OUT => trg_int_number_i,
+
+ --Information about trigger handler errors
+ TRG_MULTIPLE_TRG_OUT => trg_multiple_trg_i,
+ TRG_TIMEOUT_DETECTED_OUT => trg_timeout_detected_i,
+ TRG_SPURIOUS_TRG_OUT => trg_spurious_trg_i,
+ TRG_MISSING_TMG_TRG_OUT => trg_missing_tmg_trg_i,
+ TRG_SPIKE_DETECTED_OUT => trg_spike_detected_i,
+
+ --Response from FEE
+ FEE_TRG_RELEASE_IN(0) => fee_trg_release_i,
+ FEE_TRG_STATUSBITS_IN => fee_trg_statusbits_i,
+ FEE_DATA_IN => fee_data_i,
+ FEE_DATA_WRITE_IN(0) => fee_data_write_i,
+ FEE_DATA_FINISHED_IN(0) => fee_data_finished_i,
+ FEE_DATA_ALMOST_FULL_OUT(0) => fee_almost_full_i,
+
+ -- Slow Control Data Port
+ REGIO_COMMON_STAT_REG_IN => common_stat_reg, --0x00
+ REGIO_COMMON_CTRL_REG_OUT => common_ctrl_reg, --0x20
+ REGIO_COMMON_STAT_STROBE_OUT => common_stat_reg_strobe,
+ REGIO_COMMON_CTRL_STROBE_OUT => common_ctrl_reg_strobe,
+ REGIO_STAT_REG_IN => stat_reg, --start 0x80
+ REGIO_CTRL_REG_OUT => ctrl_reg, --start 0xc0
+ REGIO_STAT_STROBE_OUT => stat_reg_strobe,
+ REGIO_CTRL_STROBE_OUT => ctrl_reg_strobe,
+ REGIO_VAR_ENDPOINT_ID(1 downto 0) => CODE_LINE,
+ REGIO_VAR_ENDPOINT_ID(15 downto 2) => (others => '0'),
+
+ BUS_ADDR_OUT => regio_addr_out,
+ BUS_READ_ENABLE_OUT => regio_read_enable_out,
+ BUS_WRITE_ENABLE_OUT => regio_write_enable_out,
+ BUS_DATA_OUT => regio_data_out,
+ BUS_DATA_IN => regio_data_in,
+ BUS_DATAREADY_IN => regio_dataready_in,
+ BUS_NO_MORE_DATA_IN => regio_no_more_data_in,
+ BUS_WRITE_ACK_IN => regio_write_ack_in,
+ BUS_UNKNOWN_ADDR_IN => regio_unknown_addr_in,
+ BUS_TIMEOUT_OUT => regio_timeout_out,
+ ONEWIRE_INOUT => TEMPSENS,
+ ONEWIRE_MONITOR_OUT => open,
+
+ TIME_GLOBAL_OUT => global_time,
+ TIME_LOCAL_OUT => local_time,
+ TIME_SINCE_LAST_TRG_OUT => time_since_last_trg,
+ TIME_TICKS_OUT => timer_ticks,
+
+ STAT_DEBUG_IPU => open,
+ STAT_DEBUG_1 => open,
+ STAT_DEBUG_2 => open,
+ STAT_DEBUG_DATA_HANDLER_OUT => open,
+ STAT_DEBUG_IPU_HANDLER_OUT => open,
+ STAT_TRIGGER_OUT => open,
+ CTRL_MPLEX => (others => '0'),
+ IOBUF_CTRL_GEN => (others => '0'),
+ STAT_ONEWIRE => open,
+ STAT_ADDR_DEBUG => open,
+ DEBUG_LVL1_HANDLER_OUT => open
+ );
+
+
+---------------------------------------------------------------------------
+-- AddOn
+---------------------------------------------------------------------------
+ timing_trg_received_i <= TRIGGER_LEFT;
+
+---------------------------------------------------------------------------
+-- Bus Handler
+---------------------------------------------------------------------------
+ THE_BUS_HANDLER : trb_net16_regio_bus_handler
+ generic map(
+ PORT_NUMBER => 9,
+ PORT_ADDRESSES => (0 => x"d000", 1 => x"d400", 2 => x"c000", 3 => x"c100", 4 => x"c800",
+ 5 => x"cf00", 6 => x"cf80", 7 => x"d500", 8 => x"c200",
+ others => x"0000"),
+ PORT_ADDR_MASK => (0 => 9, 1 => 5, 2 => 7, 3 => 5, 4 => 3,
+ 5 => 6, 6 => 7, 7 => 4, 8 => 7,
+ others => 0)
+ )
+ port map(
+ CLK => clk_100_i,
+ RESET => reset_i,
+
+ DAT_ADDR_IN => regio_addr_out,
+ DAT_DATA_IN => regio_data_out,
+ DAT_DATA_OUT => regio_data_in,
+ DAT_READ_ENABLE_IN => regio_read_enable_out,
+ DAT_WRITE_ENABLE_IN => regio_write_enable_out,
+ DAT_TIMEOUT_IN => regio_timeout_out,
+ DAT_DATAREADY_OUT => regio_dataready_in,
+ DAT_WRITE_ACK_OUT => regio_write_ack_in,
+ DAT_NO_MORE_DATA_OUT => regio_no_more_data_in,
+ DAT_UNKNOWN_ADDR_OUT => regio_unknown_addr_in,
+
+ --Bus Handler (SPI Flash control)
+ BUS_READ_ENABLE_OUT(0) => spimem_read_en,
+ BUS_WRITE_ENABLE_OUT(0) => spimem_write_en,
+ BUS_DATA_OUT(0*32+31 downto 0*32) => spimem_data_in,
+ BUS_ADDR_OUT(0*16+8 downto 0*16) => spimem_addr,
+ BUS_ADDR_OUT(0*16+15 downto 0*16+9) => open,
+ BUS_TIMEOUT_OUT(0) => open,
+ BUS_DATA_IN(0*32+31 downto 0*32) => spimem_data_out,
+ BUS_DATAREADY_IN(0) => spimem_dataready_out,
+ BUS_WRITE_ACK_IN(0) => spimem_write_ack_out,
+ BUS_NO_MORE_DATA_IN(0) => spimem_no_more_data_out,
+ BUS_UNKNOWN_ADDR_IN(0) => spimem_unknown_addr_out,
+ --Bus Handler (SPI DAC)
+ BUS_READ_ENABLE_OUT(1) => spidac_read_en,
+ BUS_WRITE_ENABLE_OUT(1) => spidac_write_en,
+ BUS_DATA_OUT(1*32+31 downto 1*32) => spidac_data_in,
+ BUS_ADDR_OUT(1*16+4 downto 1*16) => spidac_addr,
+ BUS_ADDR_OUT(1*16+15 downto 1*16+5) => open,
+ BUS_TIMEOUT_OUT(1) => open,
+ BUS_DATA_IN(1*32+31 downto 1*32) => spidac_data_out,
+ BUS_DATAREADY_IN(1) => spidac_ack,
+ BUS_WRITE_ACK_IN(1) => spidac_ack,
+ BUS_NO_MORE_DATA_IN(1) => spidac_busy,
+ BUS_UNKNOWN_ADDR_IN(1) => '0',
+ --HitRegisters
+ BUS_READ_ENABLE_OUT(2) => hitreg_read_en,
+ BUS_WRITE_ENABLE_OUT(2) => hitreg_write_en,
+ BUS_DATA_OUT(2*32+31 downto 2*32) => open,
+ BUS_ADDR_OUT(2*16+6 downto 2*16) => hitreg_addr,
+ BUS_ADDR_OUT(2*16+15 downto 2*16+7) => open,
+ BUS_TIMEOUT_OUT(2) => open,
+ BUS_DATA_IN(2*32+31 downto 2*32) => hitreg_data_out,
+ BUS_DATAREADY_IN(2) => hitreg_data_ready,
+ BUS_WRITE_ACK_IN(2) => '0',
+ BUS_NO_MORE_DATA_IN(2) => '0',
+ BUS_UNKNOWN_ADDR_IN(2) => hitreg_invalid,
+ --Status Registers
+ BUS_READ_ENABLE_OUT(3) => srb_read_en,
+ BUS_WRITE_ENABLE_OUT(3) => srb_write_en,
+ BUS_DATA_OUT(3*32+31 downto 3*32) => open,
+ BUS_ADDR_OUT(3*16+6 downto 3*16) => srb_addr,
+ BUS_ADDR_OUT(3*16+15 downto 3*16+7) => open,
+ BUS_TIMEOUT_OUT(3) => open,
+ BUS_DATA_IN(3*32+31 downto 3*32) => srb_data_out,
+ BUS_DATAREADY_IN(3) => srb_data_ready,
+ BUS_WRITE_ACK_IN(3) => '0',
+ BUS_NO_MORE_DATA_IN(3) => '0',
+ BUS_UNKNOWN_ADDR_IN(3) => srb_invalid,
+ --TDC config registers
+ BUS_READ_ENABLE_OUT(4) => tdc_ctrl_read,
+ BUS_WRITE_ENABLE_OUT(4) => tdc_ctrl_write,
+ BUS_DATA_OUT(4*32+31 downto 4*32) => tdc_ctrl_data_in,
+ BUS_ADDR_OUT(4*16+2 downto 4*16) => tdc_ctrl_addr,
+ BUS_ADDR_OUT(4*16+15 downto 4*16+3) => open,
+ BUS_TIMEOUT_OUT(4) => open,
+ BUS_DATA_IN(4*32+31 downto 4*32) => tdc_ctrl_data_out,
+ BUS_DATAREADY_IN(4) => last_tdc_ctrl_read,
+ BUS_WRITE_ACK_IN(4) => tdc_ctrl_write,
+ BUS_NO_MORE_DATA_IN(4) => '0',
+ BUS_UNKNOWN_ADDR_IN(4) => '0',
+ --Trigger logic registers
+ BUS_READ_ENABLE_OUT(5) => trig_read,
+ BUS_WRITE_ENABLE_OUT(5) => trig_write,
+ BUS_DATA_OUT(5*32+31 downto 5*32) => trig_din,
+ BUS_ADDR_OUT(5*16+15 downto 5*16) => trig_addr,
+ BUS_TIMEOUT_OUT(5) => open,
+ BUS_DATA_IN(5*32+31 downto 5*32) => trig_dout,
+ BUS_DATAREADY_IN(5) => trig_ack,
+ BUS_WRITE_ACK_IN(5) => trig_ack,
+ BUS_NO_MORE_DATA_IN(5) => '0',
+ BUS_UNKNOWN_ADDR_IN(5) => trig_nack,
+ --Input statistics
+ BUS_READ_ENABLE_OUT(6) => stat_read,
+ BUS_WRITE_ENABLE_OUT(6) => stat_write,
+ BUS_DATA_OUT(6*32+31 downto 6*32) => stat_din,
+ BUS_ADDR_OUT(6*16+15 downto 6*16) => stat_addr,
+ BUS_TIMEOUT_OUT(6) => open,
+ BUS_DATA_IN(6*32+31 downto 6*32) => stat_dout,
+ BUS_DATAREADY_IN(6) => stat_ack,
+ BUS_WRITE_ACK_IN(6) => stat_ack,
+ BUS_NO_MORE_DATA_IN(6) => '0',
+ BUS_UNKNOWN_ADDR_IN(6) => stat_nack,
+ --SEU Detection
+ BUS_READ_ENABLE_OUT(7) => bussed_rx.read,
+ BUS_WRITE_ENABLE_OUT(7) => bussed_rx.write,
+ BUS_DATA_OUT(7*32+31 downto 7*32) => bussed_rx.data,
+ BUS_ADDR_OUT(7*16+15 downto 7*16) => bussed_rx.addr,
+ BUS_TIMEOUT_OUT(7) => bussed_rx.timeout,
+ BUS_DATA_IN(7*32+31 downto 7*32) => bussed_tx.data,
+ BUS_DATAREADY_IN(7) => bussed_tx.ack,
+ BUS_WRITE_ACK_IN(7) => bussed_tx.ack,
+ BUS_NO_MORE_DATA_IN(7) => bussed_tx.nack,
+ BUS_UNKNOWN_ADDR_IN(7) => bussed_tx.unknown,
+ --Channel Debug Registers
+ BUS_READ_ENABLE_OUT(8) => cdb_read_en,
+ BUS_WRITE_ENABLE_OUT(8) => cdb_write_en,
+ BUS_DATA_OUT(8*32+31 downto 8*32) => open,
+ BUS_ADDR_OUT(8*16+6 downto 8*16) => cdb_addr,
+ BUS_ADDR_OUT(8*16+15 downto 8*16+7) => open,
+ BUS_TIMEOUT_OUT(8) => open,
+ BUS_DATA_IN(8*32+31 downto 8*32) => cdb_data_out,
+ BUS_DATAREADY_IN(8) => cdb_data_ready,
+ BUS_WRITE_ACK_IN(8) => '0',
+ BUS_NO_MORE_DATA_IN(8) => '0',
+ BUS_UNKNOWN_ADDR_IN(8) => cdb_invalid,
+
+ STAT_DEBUG => open
+ );
+
+ PROC_TDC_CTRL_REG : process
+ variable pos : integer;
+ begin
+ wait until rising_edge(clk_100_i);
+ pos := to_integer(unsigned(tdc_ctrl_addr))*32;
+ tdc_ctrl_data_out <= tdc_ctrl_reg(pos+31 downto pos);
+ last_tdc_ctrl_read <= tdc_ctrl_read;
+ if tdc_ctrl_write = '1' then
+ tdc_ctrl_reg(pos+31 downto pos) <= tdc_ctrl_data_in;
+ end if;
+ end process;
+
+---------------------------------------------------------------------------
+-- SPI / Flash
+---------------------------------------------------------------------------
+
+ THE_SPI_RELOAD : entity work.spi_flash_and_fpga_reload
+ port map(
+ CLK_IN => clk_100_i,
+ RESET_IN => reset_i,
+
+ BUS_ADDR_IN => spimem_addr,
+ BUS_READ_IN => spimem_read_en,
+ BUS_WRITE_IN => spimem_write_en,
+ BUS_DATAREADY_OUT => spimem_dataready_out,
+ BUS_WRITE_ACK_OUT => spimem_write_ack_out,
+ BUS_UNKNOWN_ADDR_OUT => spimem_unknown_addr_out,
+ BUS_NO_MORE_DATA_OUT => spimem_no_more_data_out,
+ BUS_DATA_IN => spimem_data_in,
+ BUS_DATA_OUT => spimem_data_out,
+
+ DO_REBOOT_IN => common_ctrl_reg(15),
+ PROGRAMN => PROGRAMN,
+
+ SPI_CS_OUT => FLASH_CS,
+ SPI_SCK_OUT => FLASH_CLK,
+ SPI_SDO_OUT => FLASH_DIN,
+ SPI_SDI_IN => FLASH_DOUT
+ );
+
+-------------------------------------------------------------------------------
+-- SPI
+-------------------------------------------------------------------------------
+ gen_SPI : if INCLUDE_SPI = 1 generate
+ DAC_SPI : spi_ltc2600
+ generic map (
+ BITS => 14,
+ WAITCYCLES => 100)
+ port map (
+ CLK_IN => clk_100_i,
+ RESET_IN => reset_i,
+ -- Slave bus
+ BUS_READ_IN => spidac_read_en,
+ BUS_WRITE_IN => spidac_write_en,
+ BUS_BUSY_OUT => spidac_busy,
+ BUS_ACK_OUT => spidac_ack,
+ BUS_ADDR_IN => spidac_addr,
+ BUS_DATA_IN => spidac_data_in,
+ BUS_DATA_OUT => spidac_data_out,
+ -- SPI connections
+ SPI_CS_OUT(0) => DAC_OUT_CS,
+ SPI_SDI_IN => DAC_IN_SDI,
+ SPI_SDO_OUT => DAC_OUT_SDO,
+ SPI_SCK_OUT => DAC_OUT_SCK,
+ SPI_CLR_OUT(0) => DAC_OUT_CLR
+ );
+ end generate;
+
+
+ gen_NO_SPI : if INCLUDE_SPI = 0 generate
+ DAC_OUT_SDO <= trig_out(0);
+ DAC_OUT_SCK <= trig_out(1);
+ DAC_OUT_CS <= trig_out(2);
+ DAC_OUT_CLR <= trig_out(3);
+ end generate;
+
+
+---------------------------------------------------------------------------
+-- Trigger logic
+---------------------------------------------------------------------------
+ gen_TRIGGER_LOGIC : if INCLUDE_TRIGGER_LOGIC = 1 generate
+ THE_TRIG_LOGIC : input_to_trigger_logic
+ generic map(
+ INPUTS => PHYSICAL_INPUTS,
+ OUTPUTS => 4
+ )
+ port map(
+ CLK => clk_100_i,
+
+ INPUT => INP(PHYSICAL_INPUTS-1 downto 0),
+ OUTPUT => trig_out,
+
+ DATA_IN => trig_din,
+ DATA_OUT => trig_dout,
+ WRITE_IN => trig_write,
+ READ_IN => trig_read,
+ ACK_OUT => trig_ack,
+ NACK_OUT => trig_nack,
+ ADDR_IN => trig_addr
+ );
+ FPGA5_COMM(10 downto 7) <= trig_out;
+ FPGA5_COMM(6 downto 3) <= (others => 'Z');
+ FPGA5_COMM(1) <= 'Z';
+ end generate;
+
+---------------------------------------------------------------------------
+-- Input Statistics
+---------------------------------------------------------------------------
+ gen_STATISTICS : if INCLUDE_STATISTICS = 1 generate
+
+ THE_STAT_LOGIC : entity work.input_statistics
+ generic map(
+ INPUTS => PHYSICAL_INPUTS,
+ SINGLE_FIFO_ONLY => USE_SINGLE_FIFO
+ )
+ port map(
+ CLK => clk_100_i,
+
+ INPUT => INP(PHYSICAL_INPUTS-1 downto 0),
+
+ DATA_IN => stat_din,
+ DATA_OUT => stat_dout,
+ WRITE_IN => stat_write,
+ READ_IN => stat_read,
+ ACK_OUT => stat_ack,
+ NACK_OUT => stat_nack,
+ ADDR_IN => stat_addr
+ );
+ end generate;
+
+---------------------------------------------------------------------------
+-- SED Detection
+---------------------------------------------------------------------------
+ THE_SED : entity work.sedcheck
+ port map(
+ CLK => clk_100_i,
+ ERROR_OUT => sed_error,
+ BUS_RX => bussed_rx,
+ BUS_TX => bussed_tx
+ );
+
+---------------------------------------------------------------------------
+-- LED
+---------------------------------------------------------------------------
+ LED_GREEN <= not med_stat_op(9);
+ LED_ORANGE <= not med_stat_op(10);
+ LED_RED <= '1';
+ LED_YELLOW <= not med_stat_op(11);
+
+---------------------------------------------------------------------------
+-- Test Connector - Logic Analyser
+---------------------------------------------------------------------------
+
+ TEST_LINE <= logic_analyser_i;
+
+-------------------------------------------------------------------------------
+-- TDC
+-------------------------------------------------------------------------------
+
+ THE_TDC : TDC
+ generic map (
+ CHANNEL_NUMBER => NUM_TDC_CHANNELS, -- Number of TDC channels
+ STATUS_REG_NR => 21, -- Number of status regs
+ CONTROL_REG_NR => 6, -- Number of control regs - higher than 8 check tdc_ctrl_addr
+ TDC_VERSION => TDC_VERSION, -- TDC version number
+ SIMULATION => c_NO)
+ port map (
+ RESET => reset_i,
+ CLK_TDC => CLK_PCLK_LEFT, -- Clock used for the time measurement
+ CLK_READOUT => clk_100_i, -- Clock for the readout
+ REFERENCE_TIME => timing_trg_received_i, -- Reference time input
+ HIT_IN => hit_in_i(NUM_TDC_CHANNELS-1 downto 1), -- Channel start signals
+ HIT_CAL_IN => osc_int, -- Hits for calibrating the TDC
+ TRG_WIN_PRE => tdc_ctrl_reg(42 downto 32), -- Pre-Trigger window width
+ TRG_WIN_POST => tdc_ctrl_reg(58 downto 48), -- Post-Trigger window width
+ -- Trigger signals from handler
+ TRG_DATA_VALID_IN => trg_data_valid_i, -- trig data valid signal from trbnet
+ VALID_TIMING_TRG_IN => trg_timing_valid_i, -- valid timing trigger signal from trbnet
+ VALID_NOTIMING_TRG_IN => trg_notiming_valid_i, -- valid notiming signal from trbnet
+ INVALID_TRG_IN => trg_invalid_i, -- invalid trigger signal from trbnet
+ TMGTRG_TIMEOUT_IN => trg_timeout_detected_i, -- timing trigger timeout signal from trbnet
+ SPIKE_DETECTED_IN => trg_spike_detected_i,
+ MULTI_TMG_TRG_IN => trg_multiple_trg_i,
+ SPURIOUS_TRG_IN => trg_spurious_trg_i,
+ --
+ TRG_NUMBER_IN => trg_number_i, -- LVL1 trigger information package
+ TRG_CODE_IN => trg_code_i, --
+ TRG_INFORMATION_IN => trg_information_i, --
+ TRG_TYPE_IN => trg_type_i, -- LVL1 trigger information package
+ --
+ --Response to handler
+ TRG_RELEASE_OUT => fee_trg_release_i, -- trigger release signal
+ TRG_STATUSBIT_OUT => fee_trg_statusbits_i, -- status information of the tdc
+ DATA_OUT => fee_data_i, -- tdc data
+ DATA_WRITE_OUT => fee_data_write_i, -- data valid signal
+ DATA_FINISHED_OUT => fee_data_finished_i, -- readout finished signal
+ --
+ --Hit Counter Bus
+ HCB_READ_EN_IN => hitreg_read_en, -- bus read en strobe
+ HCB_WRITE_EN_IN => hitreg_write_en, -- bus write en strobe
+ HCB_ADDR_IN => hitreg_addr, -- bus address
+ HCB_DATA_OUT => hitreg_data_out, -- bus data
+ HCB_DATAREADY_OUT => hitreg_data_ready, -- bus data ready strobe
+ HCB_UNKNOWN_ADDR_OUT => hitreg_invalid, -- bus invalid addr
+ --Status Registers Bus
+ SRB_READ_EN_IN => srb_read_en, -- bus read en strobe
+ SRB_WRITE_EN_IN => srb_write_en, -- bus write en strobe
+ SRB_ADDR_IN => srb_addr, -- bus address
+ SRB_DATA_OUT => srb_data_out, -- bus data
+ SRB_DATAREADY_OUT => srb_data_ready, -- bus data ready strobe
+ SRB_UNKNOWN_ADDR_OUT => srb_invalid, -- bus invalid addr
+ --Channel Debug Bus
+ CDB_READ_EN_IN => cdb_read_en, -- bus read en strobe
+ CDB_WRITE_EN_IN => cdb_write_en, -- bus write en strobe
+ CDB_ADDR_IN => cdb_addr, -- bus address
+ CDB_DATA_OUT => cdb_data_out, -- bus data
+ CDB_DATAREADY_OUT => cdb_data_ready, -- bus data ready strobe
+ CDB_UNKNOWN_ADDR_OUT => cdb_invalid, -- bus invalid addr
+ --Encoder Start Registers Bus
+ ESB_READ_EN_IN => esb_read_en, -- bus read en strobe
+ ESB_WRITE_EN_IN => esb_write_en, -- bus write en strobe
+ ESB_ADDR_IN => esb_addr, -- bus address
+ ESB_DATA_OUT => esb_data_out, -- bus data
+ ESB_DATAREADY_OUT => esb_data_ready, -- bus data ready strobe
+ ESB_UNKNOWN_ADDR_OUT => esb_invalid, -- bus invalid addr
+ --Fifo Write Registers Bus
+ EFB_READ_EN_IN => efb_read_en, -- bus read en strobe
+ EFB_WRITE_EN_IN => efb_write_en, -- bus write en strobe
+ EFB_ADDR_IN => efb_addr, -- bus address
+ EFB_DATA_OUT => efb_data_out, -- bus data
+ EFB_DATAREADY_OUT => efb_data_ready, -- bus data ready strobe
+ EFB_UNKNOWN_ADDR_OUT => efb_invalid, -- bus invalid addr
+ --Lost Hit Registers Bus
+ LHB_READ_EN_IN => lhb_read_en, -- bus read en strobe
+ LHB_WRITE_EN_IN => lhb_write_en, -- bus write en strobe
+ LHB_ADDR_IN => lhb_addr, -- bus address
+ LHB_DATA_OUT => lhb_data_out, -- bus data
+ LHB_DATAREADY_OUT => lhb_data_ready, -- bus data ready strobe
+ LHB_UNKNOWN_ADDR_OUT => lhb_invalid, -- bus invalid addr
+ --
+ LOGIC_ANALYSER_OUT => logic_analyser_i,
+ CONTROL_REG_IN => tdc_ctrl_reg);
+
+ -- For single edge measurements
+ gen_single : if DOUBLE_EDGE_TYPE = 0 or DOUBLE_EDGE_TYPE = 1 or DOUBLE_EDGE_TYPE = 3 generate
+ hit_in_i <= INP;
+ end generate;
+
+ -- For ToT Measurements
+ gen_double : if DOUBLE_EDGE_TYPE = 2 generate
+ Gen_Hit_In_Signals : for i in 1 to 32 generate
+ hit_in_i(i*2-1) <= INP(i-1);
+ hit_in_i(i*2) <= not INP(i-1);
+ end generate Gen_Hit_In_Signals;
+ end generate;
+
+end architecture;
--- /dev/null
+#################################################################
+# Reset Nets
+#################################################################
+GSR_NET NET "reset_i";
+
+#################################################################
+# Locate Serdes and media interfaces
+#################################################################
+
+MULTICYCLE TO CELL "THE_MEDIA_DOWNLINK/SCI_DATA_OUT*" 50 ns;
+MULTICYCLE TO CELL "THE_MEDIA_UPLINK/SCI_DATA_OUT*" 50 ns;
+MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30 ns;
+MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20 ns;
+MULTICYCLE TO CELL "gen_SPI_DAC_SPI_*io*" 20 ns;
+MULTICYCLE TO CELL "THE_SPI_MASTER_THE_SPI_SLIM_tx_sreg_oregio*" 20 ns;
+
+BLOCK PATH TO CELL "gen_TRIGGER_LOGIC_THE_TRIG_LOGIC/out_*";
+
+#Jan: Placement of TrbNet components (at least, most of them)
+
+
+MULTICYCLE FROM CELL "THE_RESET_HANDLER/final_reset*" 30 ns;
--- /dev/null
+!!#############################################################################
+## Unimportant Data Lines ##
+#############################################################################
+MULTICYCLE FROM CELL "THE_TDC/reset_tdc*" TO CLKNET CLK_PCLK_LEFT_c 2x;
+
+MULTICYCLE FROM CELL "THE_TDC/reset_counters*" 4x;
+# MULTICYCLE FROM CELL "PROC_TDC_CTRL_REG*tdc_ctrl_reg*" 4x;
+
+# MULTICYCLE TO CELL "THE_TDC/GEN_Channels*Channels/Channel200/SimAdderNo*FC/FF*" 4x;
+# MULTICYCLE TO CELL "THE_TDC/ReferenceChannel/Channel200/SimAdderNo*FC/FF*" 4x;
+
+MULTICYCLE TO CELL "THE_TDC/GEN_Channels*Channels/sync_q*" 4 x;
+MULTICYCLE TO CELL "THE_TDC/ReferenceChannel/sync_q*" 4 x;
+
+MULTICYCLE FROM CELL "THE_TDC/GEN_Channels*Channels/Channel200/RingBuffer*FIFO/FF*" TO CELL "THE_TDC/GEN_Channels*Channels/Channel200/ringBuffer_almost_full_sync*" 2x;
+MULTICYCLE FROM CELL "THE_TDC/ReferenceChannel/Channel200/RingBuffer*FIFO/FF*" TO CELL "THE_TDC/ReferenceChannel/Channel200/ringBuffer_almost_full_sync*" 2x;
+
+MULTICYCLE FROM CELL "THE_TDC/TheEpochCounter/counter*" TO CELL "THE_TDC/GEN_Channels*Channels/epoch_cntr_reg*" 3 X;
+MULTICYCLE FROM CELL "THE_TDC/TheEpochCounter/counter*" TO CELL "THE_TDC/ReferenceChannel/epoch_cntr_reg*" 3 X;
+
+MULTICYCLE TO CELL "THE_TDC/TheReadout/TW_pre*" 4 x;
+MULTICYCLE TO CELL "THE_TDC/TheReadout/TW_post*" 4 x;
+
+
+
+# #MAXDELAY FROM GROUP "hitBuf*" TO GROUP "FC*" 0.600000 nS;
+# #MAXDELAY FROM GROUP "hitBuf_ref*" TO GROUP "Ref_Ch" 0.600000 nS;
+
+MAXDELAY NET "THE_TDC/hitn*" 0.600000 nS; #DATAPATH_ONLY ;
+
+
+## Maybe effective
+
+# MULTICYCLE FROM CELL "THE_TDC/GEN_Channels*Channels/The_Buffer/*" TO CELL "THE_TDC/TheReadout/rd_en*" 2 X;
+
+
+
+
+
+# # BLOCK NET "THE_TDC/reset_tdc*" ;
+# # BLOCK NET "THE_TDC/reset_rdo*" ;
+# # #BLOCK NET "THE_TDC/hitn_*" ;
+# # BLOCK NET "THE_TDC/hit_latch*" ;
+# # BLOCK NET "THE_TDC/reset_counters*" ;
+
+
+
+PROHIBIT SECONDARY NET "THE_TDC/ReferenceChannel/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.1.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.2.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.3.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.4.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.5.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.6.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.7.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.8.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.9.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.10.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.11.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.12.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.13.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.14.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.15.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.16.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.17.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.18.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.19.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.20.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.21.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.22.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.23.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.24.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.25.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.26.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.27.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.28.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.29.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.30.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.31.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.32.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.33.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.34.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.35.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.36.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.37.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.38.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.39.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.40.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.41.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.42.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.43.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.44.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.45.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.46.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.47.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.48.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.49.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.50.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.51.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.52.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.53.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.54.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.55.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.56.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.57.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.58.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.59.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.60.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.61.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.62.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.63.Channels/Channel200/ff_array_en";
+PROHIBIT SECONDARY NET "THE_TDC/GEN_Channels.64.Channels/Channel200/ff_array_en";
--- /dev/null
+library IEEE;
+use IEEE.STD_LOGIC_1164.all;
+use IEEE.STD_LOGIC_ARITH.all;
+use IEEE.STD_LOGIC_UNSIGNED.all;
+
+entity up_counter is
+
+ generic (
+ NUMBER_OF_BITS : positive);
+ port (
+ CLK : in std_logic;
+ RESET : in std_logic;
+ COUNT_OUT : out std_logic_vector(NUMBER_OF_BITS-1 downto 0);
+ UP_IN : in std_logic);
+
+end up_counter;
+
+architecture up_counter of up_counter is
+
+ signal counter : std_logic_vector (NUMBER_OF_BITS-1 downto 0);
+ attribute syn_preserve : boolean;
+ attribute syn_preserve of counter : signal is true;
+
+begin
+
+ COUNTER_PROC : process (CLK, RESET)
+ begin
+ if rising_edge(CLK) then
+ if RESET = '1' then
+ counter <= (others => '0');
+ elsif UP_IN = '1' then
+ counter <= counter + 1;
+ else
+ counter <= counter;
+ end if;
+ end if;
+ end process COUNTER_PROC;
+
+ COUNT_OUT <= counter;
+
+end up_counter;
jspc29 / trb3.git / commitdiff