+\label{sec:GbeGettingStarted}
In order to control TRB3 or a larger system with TRB3 as slow control client via Ethernet link, one needs to properly install and compile the trbcmd server, load a correct FPGA design and configure DHCP deamon on the server PC.Follow the instructions described in the next points.
\subsubsection{FPGA design}
\end{itemize*}
+\subsection{JTAG}
+Since programming of FPGAs can be done via GbE, the JTAG connector is usually not used. In case of corrupted designs it provides the only access to reconfigure FPGAs. Loading a design directly to the FPGA is quite fast (25 s) but loading it to the Flash ROM is deadly slow (5 minutes) - better: first load the design to the FPGA via JTAG, then flash it using TrbNet.
+
+The pin-out of the JTAG connector (1x8 pin-header near the power supply).
+\begin{description*}
+ \item[1] VCC (3.3V, red)
+ \item[2] TMS (violet)
+ \item[3] TCK (white)
+ \item[4] TDI (orange)
+ \item[5] TDO (brown)
+ \item[6] GND (black)
+ \item[7] GND (n/c)
+ \item[8] GND (n/c)
+\end{description*}
+Pin 1 is next to the 2x6 pin-header. Note that TDO and TDI are switched compared to the layout on all other boards. If you experience strange behavior of the programming procedure and think you might have destroyed the cable: It's most likely a software issue - reboot your PC!
+
+
\cleardoublepage
\input{trb3qs_part}
+ \section{New Hardware Project}
+ \input{HardwareProject}
\cleardoublepage
\part{Synchronous TrbNet}
\end{lstlisting}
\subsection{Starting TRBnet}
+[Please also read section GbE Slow-Control (\ref{sec:GbeGettingStarted}) for additional information.]
Each TRB3 can be controlled with \verb+trbcmd+ command over then TRBnet. Each
TRBnet is assigned to TRB3 and when communicating to TRB3 you must inform