From: Jan Michel <michel@physik.uni-frankfurt.de>
Date: Wed, 5 Jun 2024 10:26:59 +0000 (+0200)
Subject: fix clock for reset register
X-Git-Url: https://jspc29.x-matter.uni-frankfurt.de/git/?a=commitdiff_plain;h=8401f2dc280525834e5d42677717325b90596be1;p=dirich.git

fix clock for reset register
---

diff --git a/code/clock_reset_handler.vhd b/code/clock_reset_handler.vhd
index d4b4147..84d5536 100644
--- a/code/clock_reset_handler.vhd
+++ b/code/clock_reset_handler.vhd
@@ -109,10 +109,10 @@ THE_RESET_HANDLER : trb_net_reset_handler
   );  
 
 RESET_OUT <= reset_i;
-send_reset_detect <= SEND_RESET_IN when rising_edge(clock_200_raw);
+send_reset_detect <= SEND_RESET_IN when rising_edge(sys_clk_i);
 trb_reset_i <= RESET_FROM_NET or (send_reset_detect and not SEND_RESET_IN);
 
-last_reset_i <= reset_i when rising_edge(clock_200_raw);
+last_reset_i <= reset_i when rising_edge(sys_clk_i);
 reset_rising <= reset_i and not last_reset_i;
   
 ---------------------------------------------------------------------------