]>
jspc29.x-matter.uni-frankfurt.de Git - mvd_firmware.git/log
summary |
shortlog | log |
commit |
commitdiff |
tree
first ⋅ prev ⋅ next
Philipp Klaus [Tue, 7 Jun 2016 15:14:55 +0000 (17:14 +0200)]
adding the binary (compiled) firmware file to the repo
Michael Wiebusch [Mon, 27 Jul 2015 08:54:46 +0000 (10:54 +0200)]
can now read out ADC values of VREF, power/voltage readings and overcurrent status bits separately ... (reading VREF lines causes unwanted interference patterns on the MIMOSA26)
Michael Wiebusch [Mon, 9 Feb 2015 16:10:59 +0000 (17:10 +0100)]
Fixed bug and improved compile time feature: Only time of last code change is recorded as compile time, not every 'make program'
Michael Wiebusch [Tue, 10 Jun 2014 09:46:11 +0000 (11:46 +0200)]
added compile time feature
Michael Wiebusch [Wed, 4 Jun 2014 13:54:57 +0000 (15:54 +0200)]
cleaned up, enabled ADC readout by default
Michael Wiebusch [Thu, 16 Jan 2014 14:45:00 +0000 (15:45 +0100)]
added SensorControlStatus register that is updated via SPI transfer
Jan Michel [Wed, 15 Jan 2014 18:08:54 +0000 (19:08 +0100)]
function to read ADC value and average some samples
Michael Wiebusch [Tue, 14 Jan 2014 15:54:40 +0000 (16:54 +0100)]
can now read out both ADCs, fixed bug with spi2 transmission (CS cleared too early)
Michael Wiebusch [Thu, 9 Jan 2014 11:43:52 +0000 (12:43 +0100)]
can now read out complete adc0 without problems
Michael Wiebusch [Wed, 8 Jan 2014 17:48:33 +0000 (18:48 +0100)]
adc readout works, but somehow i don't get vdiscref readings and the digital current is just sometimes there
Michael Wiebusch [Wed, 8 Jan 2014 16:52:06 +0000 (17:52 +0100)]
the riddle of the lost interrupt is solved, can now repeatedly read out the adc0
Michael Wiebusch [Wed, 8 Jan 2014 16:01:36 +0000 (17:01 +0100)]
quick save ... adc readout working, but data is sent to fpga just once, uC crashes then ...
Michael Wiebusch [Wed, 8 Jan 2014 10:34:52 +0000 (11:34 +0100)]
cleaning up c project structure
Michael Wiebusch [Wed, 8 Jan 2014 10:20:26 +0000 (11:20 +0100)]
c project management, cleaning up
Michael Wiebusch [Tue, 7 Jan 2014 17:47:15 +0000 (18:47 +0100)]
OvCur status bits connected to corresponding input pins, minor other changes
Michael Wiebusch [Tue, 7 Jan 2014 14:03:54 +0000 (15:03 +0100)]
added delay_us function, spi1 working
Jan Michel [Mon, 6 Jan 2014 17:56:39 +0000 (18:56 +0100)]
added DAC control & its registers
Jan Michel [Mon, 6 Jan 2014 15:46:30 +0000 (16:46 +0100)]
added Kate project file
Jan Michel [Mon, 6 Jan 2014 15:07:33 +0000 (16:07 +0100)]
added programming from jspc22 to makefile
Jan Michel [Mon, 6 Jan 2014 13:20:35 +0000 (14:20 +0100)]
changed optimization for some inline assembler due to compile error
Michael Wiebusch [Fri, 20 Dec 2013 17:38:29 +0000 (18:38 +0100)]
ReadBackAll toggles back
Michael Wiebusch [Fri, 20 Dec 2013 16:52:30 +0000 (17:52 +0100)]
fix
Michael Wiebusch [Fri, 20 Dec 2013 16:50:35 +0000 (17:50 +0100)]
removed work from usart1 interrup routine
Michael Wiebusch [Fri, 20 Dec 2013 15:38:03 +0000 (16:38 +0100)]
changed uart baudrate to 115200 bps, added two more debug registers
Michael Wiebusch [Thu, 19 Dec 2013 19:27:44 +0000 (20:27 +0100)]
Merge branch 'master' of jspc29:mvd_firmware
Michael Wiebusch [Thu, 19 Dec 2013 19:27:21 +0000 (20:27 +0100)]
can now correctly send back registers from microcontroller to fpga
Philipp Klaus [Thu, 19 Dec 2013 15:28:32 +0000 (16:28 +0100)]
Revert "preliminary support for LTC1867L"
This reverts commit
576df19a72706351373021d5027937a47046f8b4 .
Presumably not working yet with the code from that commit
Philipp Klaus [Thu, 19 Dec 2013 15:10:27 +0000 (16:10 +0100)]
preliminary support for LTC1867L
Michael Wiebusch [Thu, 19 Dec 2013 10:52:53 +0000 (11:52 +0100)]
rearranged uC regs, so they match the new CbController.xml
Michael Wiebusch [Tue, 17 Dec 2013 22:15:08 +0000 (23:15 +0100)]
+ project structure - unnessesary include directives
Michael Wiebusch [Tue, 17 Dec 2013 12:27:23 +0000 (13:27 +0100)]
cleaned up project structure ... added the proper files
Michael Wiebusch [Tue, 17 Dec 2013 12:16:16 +0000 (13:16 +0100)]
cleaned up project structure
Michael Wiebusch [Tue, 17 Dec 2013 10:14:00 +0000 (11:14 +0100)]
switches and LEDs now controllable from FPGA
Michael Wiebusch [Mon, 16 Dec 2013 18:58:09 +0000 (19:58 +0100)]
progress ... interrupt based uart receiver working, can control first switches from fpga
Michael Wiebusch [Mon, 16 Dec 2013 10:54:05 +0000 (11:54 +0100)]
fixed a typo in SWD_programmer/HOWTO
Michael Wiebusch [Mon, 16 Dec 2013 10:22:55 +0000 (11:22 +0100)]
added gcc toolbench package
Michael Wiebusch [Mon, 16 Dec 2013 09:40:57 +0000 (10:40 +0100)]
mmh ... update ...
Michael Wiebusch [Fri, 13 Dec 2013 17:57:03 +0000 (18:57 +0100)]
cleaned up a bit, added documentation on how to use the programmer
Michael Wiebusch [Thu, 12 Dec 2013 13:25:57 +0000 (14:25 +0100)]
added GPIO output functions
Michael Wiebusch [Thu, 12 Dec 2013 09:53:08 +0000 (10:53 +0100)]
added GPIO definitions for the converter board
Michael Wiebusch [Wed, 27 Nov 2013 10:30:23 +0000 (11:30 +0100)]
gererating spi ram test data and sending it with dma
Michael Wiebusch [Thu, 14 Nov 2013 10:22:43 +0000 (11:22 +0100)]
updated gitignore
Michael Wiebusch [Thu, 14 Nov 2013 10:18:13 +0000 (11:18 +0100)]
added sources, for REAL ...
Michael Wiebusch [Wed, 13 Nov 2013 13:43:13 +0000 (14:43 +0100)]
added preliminary spi and uart test project sources for stm32 eval board from china
Hadaq in Frankfurt [Wed, 13 Nov 2013 13:38:25 +0000 (14:38 +0100)]
added readme