]> jspc29.x-matter.uni-frankfurt.de Git - clocked_tdc.git/summary
 
descriptionVHDL modules for low resolution clocked TDC
last changeFri, 23 May 2025 08:59:32 +0000 (10:59 +0200)
shortlog
2025-05-23 Jan Michelupdate simulation file master
2025-05-23 Jan Micheladd saving of hits exceeding maxToT
2025-01-06 Jan Michelchange to calibration trigger type A only
2024-08-29 Jan Michelfix ToTExceededCounter
2024-08-28 Jan Micheladd more hit counters
2024-08-27 Jan Micheladd counter for recorded hits and configuration info
2024-08-27 Jan Michelextend documentation and update default settings
2024-08-27 Jan Micheldo calibration only on D and A type triggers
2022-12-15 Jan Michelfix two lines in documentation
2022-12-08 Jan Micheladd data format document, slight change to header word
2022-12-02 Jan Micheladd settings for trigger window and max ToT
2022-04-29 Jan MichelMerge branch 'fra_devel' into master
2022-04-29 Jan Michelremove old files from master
2022-04-29 Jan Michelcheck in latest version of code fra_devel
2021-08-09 Jan Michelfirst version of TDC
2021-08-09 Jan Micheladd testbench and simulation files
...
heads
2 weeks ago master
3 years ago fra_devel
3 years ago cracow_devel